Skip to content

Commit ccb41c4

Browse files
KwangSonkrzk
authored andcommitted
dt-bindings: clock: exynosautov9: add dpum clock
Add dpum clock definitions and compatibles. Also used clock name 'bus' instead of full clock name dout_clkcmu_dpum_bus like other board cmu schema (GS101). Signed-off-by: Kwanghoon Son <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Krzysztof Kozlowski <[email protected]>
1 parent b9dee49 commit ccb41c4

File tree

2 files changed

+30
-0
lines changed

2 files changed

+30
-0
lines changed

Documentation/devicetree/bindings/clock/samsung,exynosautov9-clock.yaml

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,7 @@ properties:
3535
- samsung,exynosautov9-cmu-top
3636
- samsung,exynosautov9-cmu-busmc
3737
- samsung,exynosautov9-cmu-core
38+
- samsung,exynosautov9-cmu-dpum
3839
- samsung,exynosautov9-cmu-fsys0
3940
- samsung,exynosautov9-cmu-fsys1
4041
- samsung,exynosautov9-cmu-fsys2
@@ -109,6 +110,24 @@ allOf:
109110
- const: oscclk
110111
- const: dout_clkcmu_core_bus
111112

113+
- if:
114+
properties:
115+
compatible:
116+
contains:
117+
const: samsung,exynosautov9-cmu-dpum
118+
119+
then:
120+
properties:
121+
clocks:
122+
items:
123+
- description: External reference clock (26 MHz)
124+
- description: DPU Main bus clock (from CMU_TOP)
125+
126+
clock-names:
127+
items:
128+
- const: oscclk
129+
- const: bus
130+
112131
- if:
113132
properties:
114133
compatible:

include/dt-bindings/clock/samsung,exynosautov9.h

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -179,6 +179,17 @@
179179
#define CLK_GOUT_CORE_CCI_PCLK 4
180180
#define CLK_GOUT_CORE_CMU_CORE_PCLK 5
181181

182+
/* CMU_DPUM */
183+
#define CLK_MOUT_DPUM_BUS_USER 1
184+
#define CLK_DOUT_DPUM_BUSP 2
185+
#define CLK_GOUT_DPUM_ACLK_DECON 3
186+
#define CLK_GOUT_DPUM_ACLK_DMA 4
187+
#define CLK_GOUT_DPUM_ACLK_DPP 5
188+
#define CLK_GOUT_DPUM_SYSMMU_D0_CLK 6
189+
#define CLK_GOUT_DPUM_SYSMMU_D1_CLK 7
190+
#define CLK_GOUT_DPUM_SYSMMU_D2_CLK 8
191+
#define CLK_GOUT_DPUM_SYSMMU_D3_CLK 9
192+
182193
/* CMU_FSYS0 */
183194
#define CLK_MOUT_FSYS0_BUS_USER 1
184195
#define CLK_MOUT_FSYS0_PCIE_USER 2

0 commit comments

Comments
 (0)