4
4
$id : http://devicetree.org/schemas/mmc/hisilicon,hi3798cv200-dw-mshc.yaml#
5
5
$schema : http://devicetree.org/meta-schemas/core.yaml#
6
6
7
- title : Hisilicon Hi3798CV200 SoC specific extensions to the Synopsys DWMMC controller
7
+ title : Hisilicon HiSTB SoCs specific extensions to the Synopsys DWMMC controller
8
8
9
9
maintainers :
10
10
@@ -13,6 +13,7 @@ properties:
13
13
compatible :
14
14
enum :
15
15
- hisilicon,hi3798cv200-dw-mshc
16
+ - hisilicon,hi3798mv200-dw-mshc
16
17
17
18
reg :
18
19
maxItems : 1
@@ -34,6 +35,15 @@ properties:
34
35
- const : ciu-sample
35
36
- const : ciu-drive
36
37
38
+ hisilicon,sap-dll-reg :
39
+ $ref : /schemas/types.yaml#/definitions/phandle-array
40
+ description : |
41
+ DWMMC core on Hi3798MV2x SoCs has a delay-locked-loop(DLL) attached to card data input path.
42
+ It is integrated into CRG core on the SoC and has to be controlled during tuning.
43
+ items :
44
+ - description : A phandle pointed to the CRG syscon node
45
+ - description : Sample DLL register offset in CRG address space
46
+
37
47
required :
38
48
- compatible
39
49
- reg
@@ -44,6 +54,18 @@ required:
44
54
allOf :
45
55
- $ref : synopsys-dw-mshc-common.yaml#
46
56
57
+ - if :
58
+ properties :
59
+ compatible :
60
+ contains :
61
+ const : hisilicon,hi3798mv200-dw-mshc
62
+ then :
63
+ required :
64
+ - hisilicon,sap-dll-reg
65
+ else :
66
+ properties :
67
+ hisilicon,sap-dll-reg : false
68
+
47
69
unevaluatedProperties : false
48
70
49
71
examples :
0 commit comments