@@ -705,6 +705,13 @@ static const struct dev_pm_ops cmdq_pm_ops = {
705
705
cmdq_runtime_resume , NULL )
706
706
};
707
707
708
+ static const struct gce_plat gce_plat_mt6779 = {
709
+ .thread_nr = 24 ,
710
+ .shift = 3 ,
711
+ .control_by_sw = false,
712
+ .gce_num = 1
713
+ };
714
+
708
715
static const struct gce_plat gce_plat_mt8173 = {
709
716
.thread_nr = 16 ,
710
717
.shift = 0 ,
@@ -719,10 +726,11 @@ static const struct gce_plat gce_plat_mt8183 = {
719
726
.gce_num = 1
720
727
};
721
728
722
- static const struct gce_plat gce_plat_mt6779 = {
729
+ static const struct gce_plat gce_plat_mt8186 = {
723
730
.thread_nr = 24 ,
724
731
.shift = 3 ,
725
- .control_by_sw = false,
732
+ .control_by_sw = true,
733
+ .sw_ddr_en = true,
726
734
.gce_num = 1
727
735
};
728
736
@@ -740,19 +748,11 @@ static const struct gce_plat gce_plat_mt8195 = {
740
748
.gce_num = 2
741
749
};
742
750
743
- static const struct gce_plat gce_plat_mt8186 = {
744
- .thread_nr = 24 ,
745
- .shift = 3 ,
746
- .control_by_sw = true,
747
- .sw_ddr_en = true,
748
- .gce_num = 1
749
- };
750
-
751
751
static const struct of_device_id cmdq_of_ids [] = {
752
+ {.compatible = "mediatek,mt6779-gce" , .data = (void * )& gce_plat_mt6779 },
752
753
{.compatible = "mediatek,mt8173-gce" , .data = (void * )& gce_plat_mt8173 },
753
754
{.compatible = "mediatek,mt8183-gce" , .data = (void * )& gce_plat_mt8183 },
754
755
{.compatible = "mediatek,mt8186-gce" , .data = (void * )& gce_plat_mt8186 },
755
- {.compatible = "mediatek,mt6779-gce" , .data = (void * )& gce_plat_mt6779 },
756
756
{.compatible = "mediatek,mt8192-gce" , .data = (void * )& gce_plat_mt8192 },
757
757
{.compatible = "mediatek,mt8195-gce" , .data = (void * )& gce_plat_mt8195 },
758
758
{}
0 commit comments