|
569 | 569 | compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
|
570 | 570 | reg = <0x30b40000 0x10000>;
|
571 | 571 | interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
|
572 |
| - clocks = <&clk IMX8MN_CLK_DUMMY>, |
| 572 | + clocks = <&clk IMX8MN_CLK_IPG_ROOT>, |
573 | 573 | <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
|
574 | 574 | <&clk IMX8MN_CLK_USDHC1_ROOT>;
|
575 | 575 | clock-names = "ipg", "ahb", "per";
|
|
585 | 585 | compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
|
586 | 586 | reg = <0x30b50000 0x10000>;
|
587 | 587 | interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
588 |
| - clocks = <&clk IMX8MN_CLK_DUMMY>, |
| 588 | + clocks = <&clk IMX8MN_CLK_IPG_ROOT>, |
589 | 589 | <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
|
590 | 590 | <&clk IMX8MN_CLK_USDHC2_ROOT>;
|
591 | 591 | clock-names = "ipg", "ahb", "per";
|
|
599 | 599 | compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
|
600 | 600 | reg = <0x30b60000 0x10000>;
|
601 | 601 | interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
602 |
| - clocks = <&clk IMX8MN_CLK_DUMMY>, |
| 602 | + clocks = <&clk IMX8MN_CLK_IPG_ROOT>, |
603 | 603 | <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
|
604 | 604 | <&clk IMX8MN_CLK_USDHC3_ROOT>;
|
605 | 605 | clock-names = "ipg", "ahb", "per";
|
|
0 commit comments