Skip to content
View Snigdha2005's full-sized avatar

Block or report Snigdha2005

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AES_UART AES_UART Public

    Verilog 2

  2. Floating_ALU Floating_ALU Public

    Verilog

  3. Synchronous-fifo Synchronous-fifo Public

    Verilog

  4. Automatic_gm-Id_LDO_Designer Automatic_gm-Id_LDO_Designer Public

    Python

  5. Dual-IS Dual-IS Public

    Verilog

  6. Large_Integer_Multiplication Large_Integer_Multiplication Public

    Verilog