Skip to content

[RFC] Am62l lts 1#68

Open
ti-sebin wants to merge 11 commits intoTexasInstruments:ti-tfa-2.14.yfrom
ti-sebin:am62l_lts_1
Open

[RFC] Am62l lts 1#68
ti-sebin wants to merge 11 commits intoTexasInstruments:ti-tfa-2.14.yfrom
ti-sebin:am62l_lts_1

Conversation

@ti-sebin
Copy link

@ti-sebin ti-sebin commented Feb 3, 2026

LTS PR with SCMI, PM and clock patches

SCMI

  • 229d03adf659 feat(ti): add missing scmi pds //Added
  • a29bdfd4c913 feat(ti): AM62L: SCMI: Increase shmem size //skip
  • 5b546a4f17b2 feat(ti): pahole optimizations in scmi_clock //skip
  • 163010ef1024 fix(ti): shorten scmi names //Added
  • 61f3aa23f192 fix(ti): scmi_clk parent fixes //skip
  • 61621c800e4a fix(scmi): fix clock protocol version for parent handling //skip

Clock and PM

  • d71b2317c15d chore(ti): sync with new SoC data //Added
  • 6998fc351e8d feat(ti): Enable FRACF_CALIBRATION //Added
  • ecc0c8c9b74b fix(ti): Update the clock mux driver //Added
  • 6cfbbc3cdaaf fix(ti): clk_16fft missing variable declarations //Skip
  • 781d6ae9e08f fix(ti): update the number of mux parents //Added
  • 4a04fb1cd48c fix(ti): rearranging clk ids //Skip
  • 2191a4a9be6e fix(ti): remove lock key writes during PLL init //Added
  • 61de1b49da6b fix(ti): Fix PLL 16FFT bypass and init //Added
  • 8a4829a62a4c fix(ti): update gpio clock mux divider values //Added
    • 82f64bf11853 fix(ti): Update USB LPSC flags //Added
  • ed89d963b00e fix(ti): Fix PSC state validation //Added

Miscellaneous

  • ce454ea3b59e feat(ti): Add workaround for errata i2462 //Added
  • dd46885ec58f fix(ti): am62l: fix am62l-bl1-dtb.sh for readelf parsing issue //Skip
  • a125fbe14754 refactor(ti): Move define BUILD_PLAT up in the make include //Skip
  • 35e4a1504b20 TI: refactor(ti): reduce verbosity for ADC prints //Skip
  • c660da3784b8 fix(ti): am62l: Intialize stack variable //Skip
  • fca6a0782505 fix(ti): Fix switch case indentation in k3_svc.c //Skip
  • c34b13fe0711 fix(ti): AM62L Failed to get response error messages //Skip
  • 5227171c079d fix(ti): am62l: Make am62l-bl1-dtb.sh more readable //Skip

Sync with new SoC data

Change-Id: I1d8ad5409b8976f396ad45bf79847886fabf2a1a
Signed-off-by: Dhruva Gole <[email protected]>
Shorten the scmi names to be smaller than max size which otherwise
causes assert failures as it is in some cases exceeding today.

Change-Id: I80e2e67407fb876a554e45d7f8fe927995eb4af1
Signed-off-by: Dhruva Gole <[email protected]>
Enable the CONFIG_CLK_PLL_16FFT_FRACF_CALIBRATION because this sequence
allows reliable setting of clk frequencies on this device.

Change-Id: I8e66fcdb2249b05b6368199da229492b99f075fb
Signed-off-by: Dhruva Gole <[email protected]>
@ti-sebin ti-sebin changed the title Am62l lts 1 [RFC] Am62l lts 1 Feb 3, 2026
ti-sebin and others added 8 commits February 4, 2026 11:25
Update the clock divider set function to write to the divider register
only when the writing value doesn't match with the current reg value.
This is done to avoid unnecessary write to dividers that are protected by
firewalls

Change-Id: I5d3733ccbe27c95aac8882b13473560191dbfaf7
Signed-off-by: Sebin Francis <[email protected]>
For certain clock mux the number of input includes the reserved ones
Update the actual number of parents

Change-Id: Ic4b787c3b8ca77d75ed2cab37b86e6aaa4ced78b
Signed-off-by: Sebin Francis <[email protected]>
Invalid lock key writes during PLL initialization are removed
to avoid unnecessary access since this is not applicable on AM62L.

Change-Id: I127beacecf11cda5dfba707c701bf599ab51475d
Signed-off-by: Dhruva Gole <[email protected]>
Modify clk_pll_16fft_bypass to correctly handle bypass enable/disable
logic, preventing unnecessary operations and potential errors

Change-Id: I783feaed43102e56f0105f8f6c7629b7f5d32779
Signed-off-by: Dhruva Gole <[email protected]>
The GPIO mux options had an additional divide by 4 divider
on them. Fixing the values to match the hardware.

Change-Id: I3e89789cec5c851de288d913446d835958817788
Signed-off-by: Vishal Mahaveer <[email protected]>
When ROM is booting stage 1 in xSPI 8D mode, a soft reset is needed so
that flash to be put back in 1S mode to allow stage 2 ROM to re-enumerate
flash.

This also needs support for udelay(), so enable system counter

Change-Id: I5257e14ad3ed8a1a937a2cfdb729e6127c2ee960
Signed-off-by: Vignesh Raghavendra <[email protected]>
Remove the `LPSC_NO_CLOCK_GATING` flag from USB's ISO LPSCs as it
was preventing the ISO LPSC to be turned off, when USB is turned
off. Also these LPSC doesn't required to be allways ON. Its needs
to be only on when USB is in use.

Change-Id: I97d0f80f4a6447621916a96c1fc2be7459ee7427
Signed-off-by: Sebin Francis <[email protected]>
This change improves device state handling robustness by:

* Adding explicit state validation after device state transitions
* Preventing incorrect device state propagation
* Handling edge cases with multi-PSC device configurations

Specifically:
- When setting a device to ON state, verify it actually reaches ON
  hardware state
- For retention or auto-off states, detect and handle transition states
- Prevent false-positive state transitions, especially for devices with
  multiple power domains

The implementation adds granular error checking to ensure that requested
device states are accurately reflected in hardware, reducing potential race
conditions and inconsistent behavior.

Change-Id: I06d210917027d1beca3204f0390040534cb85362
Signed-off-by: Dhruva Gole <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants