feat(linux): PCIe Root Complex: Document support for 64-Bit Address Space #309
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…pace
The Cadence PCIe Controller supports 64-Bit Address Space on the following
K3 SoCs:
AM64, AM68, AM69, J7200, J721E, J721S2, J722S, J742S2 and J784S4.
The 64-Bit Address Space provides a larger 4 GB region compared to the
128 MB region in the 32-Bit Address Space. Since the Linux device-tree for
the aforementioned SoCs has been updated to switch to the 64-Bit Address
Space, document it.
Signed-off-by: Siddharth Vadapalli <[email protected]>
Siddharth-Vadapalli-at-TI
requested review from
StaticRocket,
VeeruPrudhvi,
aniket-l,
cshilwant,
praneethbajjuri and
uditkumarti
as code owners
github-actions
bot
assigned
devarsht,
praneethbajjuri,
r-vignesh,
Siddharth-Vadapalli-at-TI and
uditkumarti
praneethbajjuri
approved these changes
Jun 4, 2025
StaticRocket
approved these changes
Jun 4, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
6 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The Cadence PCIe Controller supports 64-Bit Address Space on the following K3 SoCs:
AM64, AM68, AM69, J7200, J721E, J721S2, J722S, J742S2 and J784S4.
The 64-Bit Address Space provides a larger 4 GB region compared to the 128 MB region in the 32-Bit Address Space. Since the Linux device-tree for the aforementioned SoCs has been updated to switch to the 64-Bit Address Space, document it.