We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents e499d5f + 9a0bded commit 5bdee55Copy full SHA for 5bdee55
flow/designs/asap7/mock-array/config.mk
@@ -31,7 +31,7 @@ export MACRO_PLACEMENT_TCL = ./designs/asap7/mock-array/macro-placement.tcl
31
32
export IO_CONSTRAINTS = designs/asap7/mock-array/io.tcl
33
34
-export PDN_TCL = designs/asap7/mock-array/pdn.tcl
+export PDN_TCL = $(FLOW_HOME)/platforms/asap7/openRoad/pdn/BLOCKS_grid_strategy.tcl
35
36
# Target to force generation of Verilog per user settings MOCK_ARRAY_TABLE (rows, cols)
37
verilog:
flow/designs/asap7/mock-array/pdn.tcl
0 commit comments