Skip to content

Commit 7894b1a

Browse files
authored
Merge pull request #786 from vijayank88/gh572_check_setup
added check_setup at floorplan stage
2 parents 4ad47a4 + 61cac7d commit 7894b1a

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

flow/scripts/floorplan.tcl

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,12 @@ utl::set_metrics_stage "floorplan__{}"
22
source $::env(SCRIPTS_DIR)/load.tcl
33
load_design 1_synth.v 1_synth.sdc "Starting floorplan"
44

5+
#Run check_setup
6+
puts "\n=========================================================================="
7+
puts "Floorplan check_setup"
8+
puts "--------------------------------------------------------------------------"
9+
check_setup
10+
511
set num_instances [llength [get_cells -hier *]]
612
puts "number instances in verilog is $num_instances"
713

0 commit comments

Comments
 (0)