Skip to content

Commit 7e091e7

Browse files
committed
synth: less iffy VERILOG_TOP_PARAMS code
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent 95768f5 commit 7e091e7

File tree

2 files changed

+4
-5
lines changed

2 files changed

+4
-5
lines changed

flow/scripts/synth_canonicalize.tcl

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,10 +1,8 @@
11
source $::env(SCRIPTS_DIR)/synth_preamble.tcl
22

3-
# Apply toplevel parameters (if exist)
4-
if {[env_var_exists_and_non_empty VERILOG_TOP_PARAMS]} {
5-
dict for {key value} $::env(VERILOG_TOP_PARAMS) {
6-
chparam -set $key $value $::env(DESIGN_NAME)
7-
}
3+
dict for {key value} $::env(VERILOG_TOP_PARAMS) {
4+
# Apply toplevel parameters
5+
chparam -set $key $value $::env(DESIGN_NAME)
86
}
97

108
hierarchy -check -top $::env(DESIGN_NAME)

flow/scripts/variables.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -658,6 +658,7 @@ VERILOG_TOP_PARAMS:
658658
Apply toplevel params (if exist).
659659
stages:
660660
- synth
661+
default: ""
661662
CORE_ASPECT_RATIO:
662663
description: >
663664
The core aspect ratio (height / width). This value is ignored if

0 commit comments

Comments
 (0)