Skip to content

Commit 932c578

Browse files
committed
docs: update
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent edf3d6b commit 932c578

File tree

1 file changed

+0
-4
lines changed

1 file changed

+0
-4
lines changed

docs/user/FlowVariables.md

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -143,8 +143,6 @@ configuration file.
143143
| <a name="REMOVE_CELLS_FOR_EQY"></a>REMOVE_CELLS_FOR_EQY| String patterns directly passed to write_verilog -remove_cells <> for equivalence checks.| | |
144144
| <a name="REPAIR_PDN_VIA_LAYER"></a>REPAIR_PDN_VIA_LAYER| Remove power grid vias which generate DRC violations after detailed routing.| | |
145145
| <a name="REPORT_CLOCK_SKEW"></a>REPORT_CLOCK_SKEW| Report clock skew as part of reporting metrics, starting at CTS, before which there is no clock skew. This metric can be quite time-consuming, so it can be useful to disable.| 1| |
146-
| <a name="RESYNTH_AREA_RECOVER"></a>RESYNTH_AREA_RECOVER| Enable re-synthesis for area reclaim.| 0| |
147-
| <a name="RESYNTH_TIMING_RECOVER"></a>RESYNTH_TIMING_RECOVER| Enable re-synthesis for timing optimization.| 0| |
148146
| <a name="ROUTING_LAYER_ADJUSTMENT"></a>ROUTING_LAYER_ADJUSTMENT| Adjusts routing layer capacities to manage congestion and improve detailed routing. High values ease detailed routing but risk excessive detours and long global routing times, while low values reduce global routing failure but can complicate detailed routing. The global routing running time normally reduces dramatically (entirely design specific, but going from hours to minutes has been observed) when the value is low (such as 0.10). Sometimes, global routing will succeed with lower values and fail with higher values. Exploring results with different values can help shed light on the problem. Start with a too low value, such as 0.10, and bisect to value that works by doing multiple global routing runs. As a last resort, `make global_route_issue` and using the tools/OpenROAD/etc/deltaDebug.py can be useful to debug global routing errors. If there is something specific that is impossible to route, such as a clock line over a macro, global routing will terminate with DRC errors routes that could have been routed were it not for the specific impossible routes. deltaDebug.py should weed out the possible routes and leave a minimal failing case that pinpoints the problem.| 0.5| |
149147
| <a name="RTLMP_AREA_WT"></a>RTLMP_AREA_WT| Weight for the area of the current floorplan.| 0.1| |
150148
| <a name="RTLMP_ARGS"></a>RTLMP_ARGS| Overrides all other RTL macro placer arguments.| | |
@@ -258,8 +256,6 @@ configuration file.
258256
- [PLACE_DENSITY_LB_ADDON](#PLACE_DENSITY_LB_ADDON)
259257
- [PLACE_SITE](#PLACE_SITE)
260258
- [REMOVE_ABC_BUFFERS](#REMOVE_ABC_BUFFERS)
261-
- [RESYNTH_AREA_RECOVER](#RESYNTH_AREA_RECOVER)
262-
- [RESYNTH_TIMING_RECOVER](#RESYNTH_TIMING_RECOVER)
263259
- [RTLMP_AREA_WT](#RTLMP_AREA_WT)
264260
- [RTLMP_ARGS](#RTLMP_ARGS)
265261
- [RTLMP_BOUNDARY_WT](#RTLMP_BOUNDARY_WT)

0 commit comments

Comments
 (0)