Skip to content

Commit c27462b

Browse files
Merge remote-tracking branch 'origin/master' into secure_hier_rtlmp
Signed-off-by: Ravi Varadarajan <[email protected]>
2 parents ad48ef2 + 7e07310 commit c27462b

File tree

2 files changed

+121
-135
lines changed

2 files changed

+121
-135
lines changed

flow/designs/tsmc65lp/black_parrot/metadata-base-ok.json

Lines changed: 118 additions & 132 deletions
Original file line numberDiff line numberDiff line change
@@ -3,39 +3,39 @@
33
"constraints__clocks__details": [
44
"CLK: 6.8400"
55
],
6-
"cts__clock__skew__hold": 0.5121,
7-
"cts__clock__skew__hold__post_repair": 0.5177,
8-
"cts__clock__skew__hold__pre_repair": 0.5177,
9-
"cts__clock__skew__setup": 0.5121,
10-
"cts__clock__skew__setup__post_repair": 0.5177,
11-
"cts__clock__skew__setup__pre_repair": 0.5177,
12-
"cts__design__instance__area": 1558336.375,
6+
"cts__clock__skew__hold": 0.4793,
7+
"cts__clock__skew__hold__post_repair": 0.4912,
8+
"cts__clock__skew__hold__pre_repair": 0.4912,
9+
"cts__clock__skew__setup": 0.4793,
10+
"cts__clock__skew__setup__post_repair": 0.4912,
11+
"cts__clock__skew__setup__pre_repair": 0.4912,
12+
"cts__design__instance__area": 1558040.625,
1313
"cts__design__instance__area__macros": 561467.5,
1414
"cts__design__instance__area__macros__post_repair": 561467.5,
1515
"cts__design__instance__area__macros__pre_repair": 561467.5,
16-
"cts__design__instance__area__post_repair": 1515043.25,
17-
"cts__design__instance__area__pre_repair": 1515010.625,
18-
"cts__design__instance__area__stdcell": 996868.8125,
19-
"cts__design__instance__area__stdcell__post_repair": 953575.6875,
20-
"cts__design__instance__area__stdcell__pre_repair": 953543.0625,
21-
"cts__design__instance__count": 131435,
22-
"cts__design__instance__count__hold_buffer": 6280.0,
16+
"cts__design__instance__area__post_repair": 1515062.375,
17+
"cts__design__instance__area__pre_repair": 1515029.75,
18+
"cts__design__instance__area__stdcell": 996573.125,
19+
"cts__design__instance__area__stdcell__post_repair": 953594.875,
20+
"cts__design__instance__area__stdcell__pre_repair": 953562.25,
21+
"cts__design__instance__count": 131400,
22+
"cts__design__instance__count__hold_buffer": 6249.0,
2323
"cts__design__instance__count__macros": 24,
2424
"cts__design__instance__count__macros__post_repair": 24,
2525
"cts__design__instance__count__macros__pre_repair": 24,
26-
"cts__design__instance__count__post_repair": 125106,
27-
"cts__design__instance__count__pre_repair": 125104,
28-
"cts__design__instance__count__setup_buffer": 49.0,
29-
"cts__design__instance__count__stdcell": 131411,
30-
"cts__design__instance__count__stdcell__post_repair": 125082,
31-
"cts__design__instance__count__stdcell__pre_repair": 125080,
32-
"cts__design__instance__displacement__max": 113.6,
33-
"cts__design__instance__displacement__mean": 1.0425,
34-
"cts__design__instance__displacement__total": 137029.5195,
35-
"cts__design__instance__utilization": 0.3615,
26+
"cts__design__instance__count__post_repair": 125110,
27+
"cts__design__instance__count__pre_repair": 125108,
28+
"cts__design__instance__count__setup_buffer": 41.0,
29+
"cts__design__instance__count__stdcell": 131376,
30+
"cts__design__instance__count__stdcell__post_repair": 125086,
31+
"cts__design__instance__count__stdcell__pre_repair": 125084,
32+
"cts__design__instance__displacement__max": 115.2,
33+
"cts__design__instance__displacement__mean": 1.028,
34+
"cts__design__instance__displacement__total": 135106.2505,
35+
"cts__design__instance__utilization": 0.3614,
3636
"cts__design__instance__utilization__post_repair": 0.3514,
3737
"cts__design__instance__utilization__pre_repair": 0.3514,
38-
"cts__design__instance__utilization__stdcell": 0.2659,
38+
"cts__design__instance__utilization__stdcell": 0.2658,
3939
"cts__design__instance__utilization__stdcell__post_repair": 0.2543,
4040
"cts__design__instance__utilization__stdcell__pre_repair": 0.2543,
4141
"cts__design__io": 1198,
@@ -50,20 +50,20 @@
5050
"cts__power__leakage__total__pre_repair": 0.0007,
5151
"cts__power__switching__total": 0.0626,
5252
"cts__power__switching__total__post_repair": 0.062,
53-
"cts__power__switching__total__pre_repair": 0.0619,
53+
"cts__power__switching__total__pre_repair": 0.062,
5454
"cts__power__total": 0.1396,
5555
"cts__power__total__post_repair": 0.1378,
5656
"cts__power__total__pre_repair": 0.1377,
57-
"cts__route__wirelength__estimated": 6701854.3845,
57+
"cts__route__wirelength__estimated": 6700869.873,
5858
"cts__timing__drv__hold_violation_count": 0,
5959
"cts__timing__drv__hold_violation_count__post_repair": 1,
6060
"cts__timing__drv__hold_violation_count__pre_repair": 1,
61-
"cts__timing__drv__max_cap": 0,
62-
"cts__timing__drv__max_cap__post_repair": 1,
63-
"cts__timing__drv__max_cap__pre_repair": 1,
64-
"cts__timing__drv__max_cap_limit": 0.0008,
65-
"cts__timing__drv__max_cap_limit__post_repair": -0.0021,
66-
"cts__timing__drv__max_cap_limit__pre_repair": -0.0021,
61+
"cts__timing__drv__max_cap": 1,
62+
"cts__timing__drv__max_cap__post_repair": 0,
63+
"cts__timing__drv__max_cap__pre_repair": 0,
64+
"cts__timing__drv__max_cap_limit": -0.0028,
65+
"cts__timing__drv__max_cap_limit__post_repair": 0.0038,
66+
"cts__timing__drv__max_cap_limit__pre_repair": 0.0038,
6767
"cts__timing__drv__max_fanout": 0,
6868
"cts__timing__drv__max_fanout__post_repair": 0,
6969
"cts__timing__drv__max_fanout__pre_repair": 0,
@@ -73,118 +73,104 @@
7373
"cts__timing__drv__max_slew": 0,
7474
"cts__timing__drv__max_slew__post_repair": 0,
7575
"cts__timing__drv__max_slew__pre_repair": 0,
76-
"cts__timing__drv__max_slew_limit": 0.0305,
77-
"cts__timing__drv__max_slew_limit__post_repair": 0.0311,
78-
"cts__timing__drv__max_slew_limit__pre_repair": 0.0311,
76+
"cts__timing__drv__max_slew_limit": 0.0328,
77+
"cts__timing__drv__max_slew_limit__post_repair": 0.0338,
78+
"cts__timing__drv__max_slew_limit__pre_repair": 0.0338,
7979
"cts__timing__drv__setup_violation_count": 1,
8080
"cts__timing__drv__setup_violation_count__post_repair": 1,
8181
"cts__timing__drv__setup_violation_count__pre_repair": 1,
82-
"cts__timing__setup__tns": -2019.37,
83-
"cts__timing__setup__tns__post_repair": -1708.1801,
84-
"cts__timing__setup__tns__pre_repair": -1869.05,
85-
"cts__timing__setup__ws": -1.5,
86-
"cts__timing__setup__ws__post_repair": -2.4,
87-
"cts__timing__setup__ws__pre_repair": -2.67,
88-
"detailedplace__cpu__total": 97.26,
82+
"cts__timing__setup__tns": -1491.13,
83+
"cts__timing__setup__tns__post_repair": -1623.9301,
84+
"cts__timing__setup__tns__pre_repair": -1784.7,
85+
"cts__timing__setup__ws": -1.48,
86+
"cts__timing__setup__ws__post_repair": -2.38,
87+
"cts__timing__setup__ws__pre_repair": -2.65,
88+
"detailedplace__cpu__total": 104.53,
8989
"detailedplace__design__instance__area": 1508084.125,
9090
"detailedplace__design__instance__area__macros": 561467.5,
9191
"detailedplace__design__instance__area__stdcell": 946616.625,
9292
"detailedplace__design__instance__count": 123661,
9393
"detailedplace__design__instance__count__macros": 24,
9494
"detailedplace__design__instance__count__stdcell": 123637,
9595
"detailedplace__design__instance__displacement__max": 52.4095,
96-
"detailedplace__design__instance__displacement__mean": 2.2795,
97-
"detailedplace__design__instance__displacement__total": 281944.053,
96+
"detailedplace__design__instance__displacement__mean": 2.28,
97+
"detailedplace__design__instance__displacement__total": 281949.635,
9898
"detailedplace__design__instance__utilization": 0.3498,
9999
"detailedplace__design__instance__utilization__stdcell": 0.2525,
100100
"detailedplace__design__io": 1198,
101101
"detailedplace__design__violations": 0,
102-
"detailedplace__mem__peak": 1331156.0,
102+
"detailedplace__mem__peak": 1325568.0,
103103
"detailedplace__power__internal__total": 0.0721,
104104
"detailedplace__power__leakage__total": 0.0007,
105105
"detailedplace__power__switching__total": 0.0442,
106106
"detailedplace__power__total": 0.117,
107-
"detailedplace__route__wirelength__estimated": 6542718.9865,
108-
"detailedplace__runtime__total": "1:41.26",
107+
"detailedplace__route__wirelength__estimated": 6542721.7465,
108+
"detailedplace__runtime__total": "1:47.08",
109109
"detailedplace__timing__drv__hold_violation_count": 1,
110-
"detailedplace__timing__drv__max_cap": 1,
111-
"detailedplace__timing__drv__max_cap_limit": -0.0021,
110+
"detailedplace__timing__drv__max_cap": 0,
111+
"detailedplace__timing__drv__max_cap_limit": 0.0038,
112112
"detailedplace__timing__drv__max_fanout": 0,
113113
"detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
114114
"detailedplace__timing__drv__max_slew": 0,
115-
"detailedplace__timing__drv__max_slew_limit": 0.0311,
115+
"detailedplace__timing__drv__max_slew_limit": 0.0338,
116116
"detailedplace__timing__drv__setup_violation_count": 1,
117-
"detailedplace__timing__setup__tns": -3506.55,
118-
"detailedplace__timing__setup__ws": -2.44,
117+
"detailedplace__timing__setup__tns": -3572.1201,
118+
"detailedplace__timing__setup__ws": -2.46,
119119
"detailedroute__route__drc_errors": 0,
120-
"detailedroute__route__drc_errors__iter:1": 53461,
121-
"detailedroute__route__drc_errors__iter:10": 1,
122-
"detailedroute__route__drc_errors__iter:11": 1,
123-
"detailedroute__route__drc_errors__iter:12": 1,
124-
"detailedroute__route__drc_errors__iter:13": 1,
125-
"detailedroute__route__drc_errors__iter:14": 1,
126-
"detailedroute__route__drc_errors__iter:15": 1,
127-
"detailedroute__route__drc_errors__iter:16": 0,
128-
"detailedroute__route__drc_errors__iter:2": 10116,
129-
"detailedroute__route__drc_errors__iter:3": 7875,
130-
"detailedroute__route__drc_errors__iter:4": 52,
131-
"detailedroute__route__drc_errors__iter:5": 20,
132-
"detailedroute__route__drc_errors__iter:6": 7,
133-
"detailedroute__route__drc_errors__iter:7": 6,
120+
"detailedroute__route__drc_errors__iter:1": 52372,
121+
"detailedroute__route__drc_errors__iter:2": 10205,
122+
"detailedroute__route__drc_errors__iter:3": 7860,
123+
"detailedroute__route__drc_errors__iter:4": 36,
124+
"detailedroute__route__drc_errors__iter:5": 14,
125+
"detailedroute__route__drc_errors__iter:6": 4,
126+
"detailedroute__route__drc_errors__iter:7": 2,
134127
"detailedroute__route__drc_errors__iter:8": 2,
135-
"detailedroute__route__drc_errors__iter:9": 1,
136-
"detailedroute__route__net": 114385,
128+
"detailedroute__route__drc_errors__iter:9": 0,
129+
"detailedroute__route__net": 114350,
137130
"detailedroute__route__net__special": 2,
138-
"detailedroute__route__vias": 879244,
131+
"detailedroute__route__vias": 879088,
139132
"detailedroute__route__vias__multicut": 0,
140-
"detailedroute__route__vias__singlecut": 879244,
141-
"detailedroute__route__wirelength": 7853625,
142-
"detailedroute__route__wirelength__iter:1": 7880615,
143-
"detailedroute__route__wirelength__iter:10": 7853623,
144-
"detailedroute__route__wirelength__iter:11": 7853623,
145-
"detailedroute__route__wirelength__iter:12": 7853623,
146-
"detailedroute__route__wirelength__iter:13": 7853623,
147-
"detailedroute__route__wirelength__iter:14": 7853623,
148-
"detailedroute__route__wirelength__iter:15": 7853623,
149-
"detailedroute__route__wirelength__iter:16": 7853625,
150-
"detailedroute__route__wirelength__iter:2": 7860831,
151-
"detailedroute__route__wirelength__iter:3": 7853748,
152-
"detailedroute__route__wirelength__iter:4": 7853643,
153-
"detailedroute__route__wirelength__iter:5": 7853629,
154-
"detailedroute__route__wirelength__iter:6": 7853626,
155-
"detailedroute__route__wirelength__iter:7": 7853626,
156-
"detailedroute__route__wirelength__iter:8": 7853626,
157-
"detailedroute__route__wirelength__iter:9": 7853623,
158-
"finish__clock__skew__hold": 0.3806,
159-
"finish__clock__skew__setup": 0.3806,
160-
"finish__cpu__total": 183.69,
161-
"finish__design__instance__area": 1558336.375,
133+
"detailedroute__route__vias__singlecut": 879088,
134+
"detailedroute__route__wirelength": 7850539,
135+
"detailedroute__route__wirelength__iter:1": 7877206,
136+
"detailedroute__route__wirelength__iter:2": 7857081,
137+
"detailedroute__route__wirelength__iter:3": 7850657,
138+
"detailedroute__route__wirelength__iter:4": 7850547,
139+
"detailedroute__route__wirelength__iter:5": 7850542,
140+
"detailedroute__route__wirelength__iter:6": 7850540,
141+
"detailedroute__route__wirelength__iter:7": 7850540,
142+
"detailedroute__route__wirelength__iter:8": 7850540,
143+
"detailedroute__route__wirelength__iter:9": 7850539,
144+
"finish__clock__skew__hold": 0.342,
145+
"finish__clock__skew__setup": 0.342,
146+
"finish__cpu__total": 165.93,
147+
"finish__design__instance__area": 1558040.625,
162148
"finish__design__instance__area__macros": 561467.5,
163-
"finish__design__instance__area__stdcell": 996868.8125,
164-
"finish__design__instance__count": 131435,
149+
"finish__design__instance__area__stdcell": 996573.125,
150+
"finish__design__instance__count": 131400,
165151
"finish__design__instance__count__macros": 24,
166-
"finish__design__instance__count__stdcell": 131411,
167-
"finish__design__instance__utilization": 0.3615,
168-
"finish__design__instance__utilization__stdcell": 0.2659,
152+
"finish__design__instance__count__stdcell": 131376,
153+
"finish__design__instance__utilization": 0.3614,
154+
"finish__design__instance__utilization__stdcell": 0.2658,
169155
"finish__design__io": 1198,
170-
"finish__mem__peak": 3040784.0,
156+
"finish__mem__peak": 3048008.0,
171157
"finish__power__internal__total": 0.0769,
172158
"finish__power__leakage__total": 0.0007,
173159
"finish__power__switching__total": 0.0463,
174160
"finish__power__total": 0.1239,
175-
"finish__runtime__total": "3:10.87",
161+
"finish__runtime__total": "2:48.80",
176162
"finish__timing__drv__hold_violation_count": 1.0,
177163
"finish__timing__drv__max_cap": 0,
178-
"finish__timing__drv__max_cap_limit": 0.2296,
164+
"finish__timing__drv__max_cap_limit": 0.2372,
179165
"finish__timing__drv__max_fanout": 0,
180166
"finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
181-
"finish__timing__drv__max_slew": 0,
182-
"finish__timing__drv__max_slew_limit": 0.3771,
167+
"finish__timing__drv__max_slew": 147,
168+
"finish__timing__drv__max_slew_limit": -0.5982,
183169
"finish__timing__drv__setup_violation_count": 1.0,
184-
"finish__timing__setup__tns": -885.42,
185-
"finish__timing__setup__ws": -1.45,
186-
"finish__timing__wns_percent_delay": -15.270195,
187-
"floorplan__cpu__total": 17.75,
170+
"finish__timing__setup__tns": -759.22,
171+
"finish__timing__setup__ws": -1.17,
172+
"finish__timing__wns_percent_delay": -12.81589,
173+
"floorplan__cpu__total": 18.15,
188174
"floorplan__design__instance__area": 1237809.625,
189175
"floorplan__design__instance__area__macros": 561467.5,
190176
"floorplan__design__instance__area__stdcell": 676342.0625,
@@ -194,12 +180,12 @@
194180
"floorplan__design__instance__utilization": 0.2871,
195181
"floorplan__design__instance__utilization__stdcell": 0.1804,
196182
"floorplan__design__io": 1198,
197-
"floorplan__mem__peak": 758236.0,
183+
"floorplan__mem__peak": 753120.0,
198184
"floorplan__power__internal__total": 0.0718,
199185
"floorplan__power__leakage__total": 0.0005,
200186
"floorplan__power__switching__total": 0.0115,
201187
"floorplan__power__total": 0.0838,
202-
"floorplan__runtime__total": "0:18.35",
188+
"floorplan__runtime__total": "0:18.81",
203189
"floorplan__timing__setup__tns": -177517.875,
204190
"floorplan__timing__setup__ws": -26.3,
205191
"globalplace__design__instance__area": 1256258.875,
@@ -217,33 +203,33 @@
217203
"globalplace__power__total": 0.1299,
218204
"globalplace__timing__setup__tns": -1041706.0,
219205
"globalplace__timing__setup__ws": -168.27,
220-
"globalroute__clock__skew__hold": 0.5132,
221-
"globalroute__clock__skew__setup": 0.5132,
222-
"globalroute__design__instance__area": 1558336.375,
206+
"globalroute__clock__skew__hold": 0.4577,
207+
"globalroute__clock__skew__setup": 0.4577,
208+
"globalroute__design__instance__area": 1558040.625,
223209
"globalroute__design__instance__area__macros": 561467.5,
224-
"globalroute__design__instance__area__stdcell": 996868.8125,
225-
"globalroute__design__instance__count": 131435,
210+
"globalroute__design__instance__area__stdcell": 996573.125,
211+
"globalroute__design__instance__count": 131400,
226212
"globalroute__design__instance__count__macros": 24,
227-
"globalroute__design__instance__count__stdcell": 131411,
228-
"globalroute__design__instance__utilization": 0.3615,
229-
"globalroute__design__instance__utilization__stdcell": 0.2659,
213+
"globalroute__design__instance__count__stdcell": 131376,
214+
"globalroute__design__instance__utilization": 0.3614,
215+
"globalroute__design__instance__utilization__stdcell": 0.2658,
230216
"globalroute__design__io": 1198,
231217
"globalroute__power__internal__total": 0.0768,
232218
"globalroute__power__leakage__total": 0.0007,
233219
"globalroute__power__switching__total": 0.0656,
234220
"globalroute__power__total": 0.1431,
235-
"globalroute__timing__clock__slack": -1.77,
221+
"globalroute__timing__clock__slack": -1.797,
236222
"globalroute__timing__drv__hold_violation_count": 0,
237223
"globalroute__timing__drv__max_cap": 2,
238-
"globalroute__timing__drv__max_cap_limit": -0.0212,
224+
"globalroute__timing__drv__max_cap_limit": -0.01,
239225
"globalroute__timing__drv__max_fanout": 0,
240226
"globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
241227
"globalroute__timing__drv__max_slew": 0,
242-
"globalroute__timing__drv__max_slew_limit": 0.0111,
228+
"globalroute__timing__drv__max_slew_limit": 0.0081,
243229
"globalroute__timing__drv__setup_violation_count": 1,
244-
"globalroute__timing__setup__tns": -2825.8501,
245-
"globalroute__timing__setup__ws": -1.77,
246-
"placeopt__cpu__total": 103.3,
230+
"globalroute__timing__setup__tns": -2063.48,
231+
"globalroute__timing__setup__ws": -1.8,
232+
"placeopt__cpu__total": 100.85,
247233
"placeopt__design__instance__area": 1508084.125,
248234
"placeopt__design__instance__area__macros": 561467.5,
249235
"placeopt__design__instance__area__macros__pre_opt": 561467.5,
@@ -262,7 +248,7 @@
262248
"placeopt__design__instance__utilization__stdcell__pre_opt": 0.1853,
263249
"placeopt__design__io": 1198,
264250
"placeopt__design__io__pre_opt": 1198,
265-
"placeopt__mem__peak": 1123132.0,
251+
"placeopt__mem__peak": 1116660.0,
266252
"placeopt__power__internal__total": 0.0713,
267253
"placeopt__power__internal__total__pre_opt": 0.0918,
268254
"placeopt__power__leakage__total": 0.0007,
@@ -271,7 +257,7 @@
271257
"placeopt__power__switching__total__pre_opt": 0.0377,
272258
"placeopt__power__total": 0.1133,
273259
"placeopt__power__total__pre_opt": 0.1299,
274-
"placeopt__runtime__total": "1:44.74",
260+
"placeopt__runtime__total": "1:42.21",
275261
"placeopt__timing__drv__hold_violation_count": 1,
276262
"placeopt__timing__drv__max_cap": 0,
277263
"placeopt__timing__drv__max_cap_limit": 0.0018,
@@ -285,10 +271,10 @@
285271
"placeopt__timing__setup__ws": -2.39,
286272
"placeopt__timing__setup__ws__pre_opt": -168.27,
287273
"run__flow__design": "bp",
288-
"run__flow__generate_date": "2022-11-09 15:22",
274+
"run__flow__generate_date": "2022-11-20 03:19",
289275
"run__flow__metrics_version": "Metrics_2.1.2",
290276
"run__flow__openroad_commit": "N/A",
291-
"run__flow__openroad_version": "v2.0-5566-gd7afeb48f",
277+
"run__flow__openroad_version": "v2.0-5775-g174739b17",
292278
"run__flow__platform": "tsmc65lp",
293279
"run__flow__platform__capacitance_units": "1pF",
294280
"run__flow__platform__current_units": "1mA",
@@ -298,13 +284,13 @@
298284
"run__flow__platform__time_units": "1ns",
299285
"run__flow__platform__voltage_units": "1v",
300286
"run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
301-
"run__flow__scripts_commit": "0ece66e31116036d846bcf71fe0956c0b1f5c238",
302-
"run__flow__uuid": "4e6df226-211c-48d9-8919-27a4d66ef49f",
287+
"run__flow__scripts_commit": "cb971676fba72520918ed01bb0e2f7e48ec6e880",
288+
"run__flow__uuid": "c5793c47-eabe-4b50-b38a-236958b93f5e",
303289
"run__flow__variant": "base",
304-
"synth__cpu__total": 1062.04,
290+
"synth__cpu__total": 1063.22,
305291
"synth__design__instance__area__stdcell": 1274602.571001,
306292
"synth__design__instance__count__stdcell": 109342.0,
307-
"synth__mem__peak": 11305072.0,
308-
"synth__runtime__total": "18:20.64",
309-
"total_time": "0:25:15.860000"
293+
"synth__mem__peak": 11298488.0,
294+
"synth__runtime__total": "18:29.00",
295+
"total_time": "0:25:05.900000"
310296
}

0 commit comments

Comments
 (0)