Skip to content

Commit fd19db9

Browse files
committed
mock-alu: move files to src and platform folders as approperiate
Signed-off-by: Øyvind Harboe <[email protected]>
1 parent 03c6ece commit fd19db9

File tree

10 files changed

+29
-28
lines changed

10 files changed

+29
-28
lines changed

flow/designs/asap7/mock-alu/asap7.mk

Lines changed: 0 additions & 3 deletions
This file was deleted.
Lines changed: 5 additions & 19 deletions
Original file line numberDiff line numberDiff line change
@@ -1,21 +1,7 @@
1-
include designs/asap7/mock-alu/defaults.mk
1+
export PLATFORM = asap7
22

3-
export DESIGN_NAME = MockAlu
4-
export DESIGN_NICKNAME = mock-alu
3+
include designs/src/mock-alu/defaults.mk
54

6-
export VERILOG_FILES = designs/src/mock-alu/*.v
7-
8-
export SDC_FILE = designs/asap7/mock-alu/constraints-$(PLATFORM).sdc
9-
10-
export PLATFORM ?= asap7
11-
12-
export CORE_ASPECT_RATIO = 1
13-
export CORE_MARGIN = 2
14-
15-
verilog:
16-
export MOCK_ALU_WIDTH=$(word 1, $(MOCK_ALU_WIDTH)) ; \
17-
./designs/asap7/mock-alu/verilog.sh
18-
19-
include designs/asap7/mock-alu/$(PLATFORM).mk
20-
21-
export PLACE_PINS_ARGS=-annealing
5+
export PLACE_DENSITY = 0.75
6+
export CORE_UTILIZATION = 50
7+
export CORNER = BC
File renamed without changes.

flow/designs/asap7/mock-alu/defaults.mk

Lines changed: 0 additions & 2 deletions
This file was deleted.

flow/designs/asap7/mock-alu/sky130hd.mk

Lines changed: 0 additions & 2 deletions
This file was deleted.
Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
export PLATFORM = sky130hd
2+
3+
include designs/src/mock-alu/defaults.mk
4+
5+
export PLACE_DENSITY = 0.50
6+
export CORE_UTILIZATION = 30
File renamed without changes.
Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
export MOCK_ALU_WIDTH ?= 64
2+
export MOCK_ALU_OPERATIONS?= ADD,SUB,AND,OR,XOR,SHL,SHR,SRA,SETCC_EQ,SETCC_NE,SETCC_LT,SETCC_ULT,SETCC_LE,SETCC_ULE,MULT
3+
4+
export DESIGN_NAME = MockAlu
5+
export DESIGN_NICKNAME = mock-alu
6+
7+
export VERILOG_FILES = designs/src/mock-alu/*.v
8+
9+
export SDC_FILE = designs/$(PLATFORM)/mock-alu/constraints.sdc
10+
11+
export CORE_ASPECT_RATIO = 1
12+
export CORE_MARGIN = 2
13+
14+
verilog:
15+
export MOCK_ALU_WIDTH=$(word 1, $(MOCK_ALU_WIDTH)) ; \
16+
./designs/src/mock-alu/verilog.sh
17+
18+
export PLACE_PINS_ARGS=-annealing
Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,8 +7,6 @@ BASE=$DIR/../..
77

88
cd $DIR
99

10-
cd ../../src/mock-alu
11-
1210
rm -f *.v
1311

1412
sbt -Duser.home="$HOME" -Djline.terminal=jline.UnsupportedTerminal -batch \

0 commit comments

Comments
 (0)