Skip to content

Commit 25acd37

Browse files
authored
Merge pull request #7134 from arthurjolo/cts_only_skip_cts_if_buffer_is_clock
CTS fix wrong clock net skiping
2 parents 08f60ff + e1b5021 commit 25acd37

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

src/cts/src/TritonCTS.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1167,7 +1167,8 @@ bool TritonCTS::separateMacroRegSinks(
11671167
for (odb::dbITerm* iterm : net->getITerms()) {
11681168
odb::dbInst* inst = iterm->getInst();
11691169

1170-
if (buffer_masters.find(inst->getMaster()) != buffer_masters.end()) {
1170+
if (buffer_masters.find(inst->getMaster()) != buffer_masters.end()
1171+
&& inst->getSourceType() == odb::dbSourceType::TIMING) {
11711172
logger_->warn(CTS,
11721173
105,
11731174
"Net \"{}\" already has clock buffer {}. Skipping...",

0 commit comments

Comments
 (0)