FPGACode/.project at main · UTS-48451-NetworkHub/FPGACode · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>FPGACode</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.xtext.ui.shared.xtextBuilder</name>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.sigasi.hdt.verilog.ui.verilogNature</nature>
		<nature>com.sigasi.hdt.vhdl.ui.vhdlNature</nature>
		<nature>org.eclipse.xtext.ui.shared.xtextNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>Common Libraries</name>
			<type>2</type>
			<locationURI>virtual:/virtual</locationURI>
		</link>
		<link>
			<name>Common Libraries/IEEE</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/93/IEEE</locationURI>
		</link>
		<link>
			<name>Common Libraries/IEEE Synopsys</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/93/IEEE%20Synopsys</locationURI>
		</link>
		<link>
			<name>Common Libraries/STD</name>
			<type>2</type>
			<locationURI>sigasiresource:/vhdl/93/STD</locationURI>
		</link>
		<link>
			<name>Common Libraries/altera</name>
			<type>2</type>
			<locationURI>SIGASI_LIBRARY_ALTERA</locationURI>
		</link>
		<link>
			<name>Common Libraries/altera_mf</name>
			<type>2</type>
			<locationURI>SIGASI_LIBRARY_ALTERA_MF</locationURI>
		</link>
		<link>
			<name>Common Libraries/lpm</name>
			<type>2</type>
			<locationURI>SIGASI_LIBRARY_LPM</locationURI>
		</link>
	</linkedResources>
</projectDescription>