Skip to content

Add Vivado sources #34

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
VMois wants to merge 15 commits into
base: main
Choose a base branch
from
Open

Add Vivado sources #34

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
15 commits
Select commit Hold shift + click to select a range
eb7ae61
WIP test Vivado source control
VMois Oct 16, 2023
cf0dadb
WIP test Vivado source control + working old project
VMois Oct 16, 2023
97252de
:Merge branch 'vivado' of github.com:VMois/LSM-Compactron3000 into vi…
VMois Oct 18, 2023
f40572b
Add some useful resources and tutorials to README
VMois Oct 14, 2023
3d2f1ec
KvTransfer uses mask to load selected buffers, Merger accepts a defau…
VMois Oct 20, 2023
125f9ad
Output key and value length in KvRingBuffer
VMois Oct 23, 2023
e0ae4a3
Allow KvRingBuffer to automatically read next KV pair if parameter is…
VMois Oct 23, 2023
e6cb58a
Fix a bug in KvRingBuffer when it doesnt come back from waitReadValue…
VMois Oct 25, 2023
e52de79
WIP test Vivado source control + working old project
VMois Oct 16, 2023
b51a405
WIP add Dummy KV pair fifo
VMois Oct 25, 2023
e3b843f
WIP add Dummy KV pair fifo
VMois Oct 25, 2023
534651c
Merge branch 'vivado' of https://github.com/VMois/LSM-Compactron3000 …
VMois Oct 25, 2023
4593282
WIP add Dummy KV pair fifo
VMois Oct 25, 2023
0068e27
Merge branch 'vivado' of https://github.com/VMois/LSM-Compactron3000 …
VMois Oct 25, 2023
29b47e5
WIP Vivado + Dummy Kv Pair fifo
VMois Oct 25, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,12 @@
generated/
test_run_dir/*

### Xilinx Vivado files, custom for LSM-Compactron3000
*.gen/
*.hw/
*.cache/
*.ip_user_files/

### XilinxISE template
# intermediate build files
*.bgn
Expand Down
15 changes: 15 additions & 0 deletions README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -81,6 +81,21 @@ The proposed memory sizes are described in the table below.
- [Collection of different useful small Chisel3 projects](https://github.com/j-marjanovic/chisel-stuff)
- [Project that shows how Chisel and Rust can have a custom peripherals](https://github.com/ekiwi/pynq)

- https://github.com/alexforencich/verilog-axi - verilog axi interfaces

- https://github.com/ZipCPU/wb2axip - AXI4, Wishbobe and other interfaces

### Zynq DMA tutorials

- https://www.youtube.com/watch?v=tQpt2N7__NQ
- https://www.youtube.com/watch?v=5gA3xnsSrdo
- https://www.youtube.com/watch?v=Ld01yPmW_Xw
- https://www.youtube.com/watch?v=5MCkjKhn1DM

### Others

- [Version control for Vivado](https://www.fpgadeveloper.com/2014/08/version-control-for-vivado-projects.html/)

## Development

### Create Docker Image
Expand Down
Loading