Skip to content
View Yong12315's full-sized avatar
  • Hangzhou, China
  • 18:48 (UTC +08:00)

Block or report Yong12315

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ZYNQ_module ZYNQ_module Public

    there are some useful modul which used frequently in ZYNQ

    Verilog 1

  2. Vivado_IP_License Vivado_IP_License Public

    This Vivado IP License includes most of the IP cores in Vivado. Enjoy!

    1

  3. MPSOC-DDR-TEST MPSOC-DDR-TEST Public

    test DDR spead of Zynq MPSoC by bare metal code

    C

  4. ADC-dynamic-parameter ADC-dynamic-parameter Public

    MATLAB

  5. UVM UVM Public

    SystemVerilog

  6. PMSM_Current_Loop_Sim PMSM_Current_Loop_Sim Public