Release: v2.0 #1

MuhammedZamroodh · 2025-07-03T09:49:01Z

Highlights:

Added support for xc-dsc toolchain: CMake scripts, linker files
Arch bring-up for dsPIC (Curiosity board): thread creation, early boot, swap
CMake: Improved path detection, removed debug messages, static lib fixes
Interrupt vector table (IVT) initialization and macro definition
MISRA compliance fixes
Various bug fixes, stylistic cleanup, and compliance-related updates

Changes:

cmake: Add xc-dsc toolchain support and linker script
arch: dspic: Rename isr_table_vt.ld to vector_table.ld
camke: Fix path detection for build dependencies
cmake: Resolve include path issues
cmake: Remove debug messages
arch: dspic: Add thread creation and init logic
arch: Resolve arch_swap implicit declaration warning
arch: Add vector tables and common ISR wrapper
cmake: Enable compiling assembly files
cmake: Fix static library linking
arch: Support IVT table placement and macros
cmake: Skip init priorities check for xc-dsc
toolchain: Remove stdlib usage (use picolibc instead)
arch: Remove use of unimplemented functions
arch: Early boot sequence implementation
arch: Task swap and main thread entry logic

github-actions · 2025-07-03T09:51:24Z

The following west manifest projects have changed revision in this Pull Request:

Name	Old Revision	New Revision	Diff

✅ All manifest checks OK

Note: This message is automatically posted and updated by the Manifest GitHub Action.

Highlights: - Added support for xc-dsc toolchain: CMake scripts, linker files - Arch bring-up for dsPIC (Curiosity board): thread creation, early boot, swap - CMake: Improved path detection, removed debug messages, static lib fixes - Interrupt vector table (IVT) initialization and macro definition - MISRA compliance fixes - Various bug fixes, stylistic cleanup, and compliance-related updates Changes: * cmake: Add xc-dsc toolchain support and linker script * arch: dspic: Rename isr_table_vt.ld to vector_table.ld * camke: Fix path detection for build dependencies * cmake: Resolve include path issues * cmake: Remove debug messages * arch: dspic: Add thread creation and init logic * arch: Resolve arch_swap implicit declaration warning * arch: Add vector tables and common ISR wrapper * cmake: Enable compiling assembly files * cmake: Fix static library linking * arch: Support IVT table placement and macros * cmake: Skip init priorities check for xc-dsc * toolchain: Remove stdlib usage (use picolibc instead) * arch: Remove use of unimplemented functions * arch: Early boot sequence implementation * arch: Task swap and main thread entry logic Signed-off-by: Udhayanandhan Jayakumar <[email protected]>

Add copyright and license headers to Kconfigs and other files Signed-off-by: Muhammed Zamroodh <[email protected]>

The custom const sections are placed in FLASH and being copied from .dinit to Flash again, We can avoid that by placing the section in RAM to begin with Signed-off-by: Muhammed Zamroodh <[email protected]>

harishagari · 2025-07-11T05:58:52Z

arch/dspic/Kconfig

+	string
+	default "dspic"
+
+config NUM_IRQS


This can vary from SoC to SoC, in that case how do we handle this?

IRQ shall only be part of SoC definitions

Noted, will analyse the changes needed.

This is Kconfig file and we can have different values for this in respective SOC definictions

harishagari · 2025-07-11T07:03:58Z

arch/dspic/core/cpu_idle.c

+#ifndef CONFIG_ARCH_HAS_CUSTOM_CPU_ATOMIC_IDLE
+void arch_cpu_atomic_idle(unsigned int key)
+{
+	(void)key;


shouldnt we use pwrsav instruction here?

@harishagari
We will be adding the logic soon
Right now we just added the stubs

harishagari · 2025-07-11T08:55:19Z

arch/dspic/core/reset0.S

+__start:
+    ;; Initialize stack pointer and limit
+    mov.l  #__SP_init, w15        ; Stack pointer (W15)
+    mov.l  #__SPLIM_init, w14     ; Stack limit (W14)


W14 is stack frame pointer , SPLIM is stack pointer limit register. Do we want to initialize w14 or SPLIM here?

Here we needed to write back the value from w14 to SPLIM. This was a mistake, will take care with next changes.

harishagari · 2025-07-11T09:49:21Z

include/zephyr/arch/dspic/exception.h

+	uint32_t RCOUNT; /* repeat count register*/
+	uint32_t FSR;    /* Floating point status register */
+	uint32_t FCR;    /* Floating point control register*/
+	uint32_t W0;     /* working register W0 */


Copy-Paste Error: Register name in the comments

Noted: Will be addressed with the next set of patches

harishagari · 2025-07-14T07:10:14Z

soc/microchip/dspic33/dspic33a/Kconfig.defconfig.p33ak128mc106

+config FLASH_BASE_ADDRESS
+	default 0x00800000
+
+config SRAM_SIZE


dsPIC33AK128MC106 RAM size is 16KB

This info will be soon moved to devicetree file, will be updating/correcting it there

harishagari · 2025-07-14T07:17:46Z

kernel/timeout.c

 	 * will be non-zero while sys_clock_announce() is executing and zero
 	 * otherwise.
 	 */
+#ifdef TO_BE_IMPLEMENTED_LATER


doesn't this placeholder macro effect other architectures?

Yes, but was necessary as we dont have a lot of implementation logic completed.

We will see a lot of these removed in the coming milestone

harishagari · 2025-07-14T09:06:23Z

include/zephyr/toolchain/gcc.h

+		",%c0"				\
+		"\n\t.type\t" #name ",%%object" : : "n"(value))

-#define GEN_ABSOLUTE_SYM_KCONFIG(name, value)        \


may be we can undo these changes(606-608)

harishagari · 2025-07-16T06:24:58Z

include/zephyr/arch/dspic/linker.ld

@@ -0,0 +1,2977 @@
+/*


Isn't this linker script specific to dsPIC33AK128MC106?

Yes, but a lot of changes are being made to make this generic.
We had issues with linker and its syntax. In works to get it resolved, will finaly endup with the generic script and fragements specific to different chip if needed

harishagari · 2025-07-18T04:47:48Z

arch/dspic/core/swap.c

+			 "mov.l #0x8, w1\n\t"
+			 "add w0, w1, w1\n\t"
+			 "mov.l [w1], w2\n\t"
+			 "mov.l #0x28, w1\n\t"


can we have the constants defined for the #0x28, #0x8 etc which are used at multiple places?

There is a method in build system to have symbols giving offsets to members of structure. We will be moving to that.
It was not used here as we need to do right changes for this toolchain to get that working.

Will be adding that in the coming milestones

AzharMCHP · 2025-07-29T05:08:18Z

arch/dspic/Kconfig

@@ -1,3 +1,6 @@
+# Copyright (c) 2025, Microchip Technology Inc.


The comma is not required in the copyright header.
It should be as follows:

# Copyright (c) 2025 Microchip Technology Inc. # SPDX-License-Identifier: Apache-2.0

This can be updated everywhere

Will start changing all files in coming commits. Please expect this in coming release

AzharMCHP · 2025-07-29T05:21:47Z

boards/microchip/ev74h48a/ev74h48a_p33ak128mc506.dts

@@ -0,0 +1 @@
+/*Nothing here */


You can remove this file if not used, can be added later

AzharMCHP · 2025-07-29T05:27:02Z

dts/dspic/p33ak128mc106.dtsi

@@ -0,0 +1,60 @@
+/**


This file should be placed under 'dts/dspic/microchip'

OK, but should we need this as microchip is the only vendor who will use this arch

Add support for NV12/NV21, NV16/NV61 and YUV420/YVU420 (semi)planar formats which can be output by the main #1 pipe. Signed-off-by: Alain Volmat <[email protected]>

MuhammedZamroodh requested a review from harishagari July 3, 2025 09:49

harishagari requested a review from NhMchp July 4, 2025 07:41

Udhayanandhan-Jayakumar and others added 2 commits July 10, 2025 16:03

arch, soc: add copyright and license headers

968f316

Add copyright and license headers to Kconfigs and other files Signed-off-by: Muhammed Zamroodh <[email protected]>

MuhammedZamroodh force-pushed the mchp_zephyr_dspic_release_v2.0 branch 2 times, most recently from 04ce5b4 to 5247a5b Compare July 10, 2025 10:44

linker: place const custom sections in RAM

b62dbcc

The custom const sections are placed in FLASH and being copied from .dinit to Flash again, We can avoid that by placing the section in RAM to begin with Signed-off-by: Muhammed Zamroodh <[email protected]>

MuhammedZamroodh force-pushed the mchp_zephyr_dspic_release_v2.0 branch from 5247a5b to b62dbcc Compare July 10, 2025 10:51

harishagari reviewed Jul 11, 2025

View reviewed changes

harishagari reviewed Jul 14, 2025

View reviewed changes

harishagari reviewed Jul 16, 2025

View reviewed changes

harishagari requested a review from pradeepbudagutta July 18, 2025 04:43

harishagari reviewed Jul 18, 2025

View reviewed changes

AzharMCHP reviewed Jul 29, 2025

View reviewed changes

NhMchp pushed a commit that referenced this pull request Sep 15, 2025

video: stm32: dcmipp: add (semi)planar support

a5bc5fa

Add support for NV12/NV21, NV16/NV61 and YUV420/YVU420 (semi)planar formats which can be output by the main #1 pipe. Signed-off-by: Alain Volmat <[email protected]>

NhMchp merged commit b62dbcc into dsPIC33A Oct 8, 2025
9 of 10 checks passed

		@@ -1,3 +1,6 @@
		# Copyright (c) 2025, Microchip Technology Inc.

Release: v2.0 #1

Release: v2.0 #1

Uh oh!

Conversation

MuhammedZamroodh commented Jul 3, 2025

Uh oh!

github-actions bot commented Jul 3, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

harishagari Jul 11, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

harishagari Jul 18, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

AzharMCHP Jul 29, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Choose a reason for hiding this comment

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

6 participants

github-actions bot commented Jul 3, 2025 •

edited

Loading

harishagari Jul 11, 2025 •

edited

Loading

harishagari Jul 18, 2025 •

edited

Loading

AzharMCHP Jul 29, 2025 •

edited

Loading