-
Notifications
You must be signed in to change notification settings - Fork 2
riscv_ext_rv32ef_fix
Tsukasa OI edited this page Sep 10, 2022
·
8 revisions
- Branch:
riscv-ext-rv32ef-fix - Tracking PR: #50 (view Pull Request and Diff)
- Mailing List:
- Not yet
RV32EF combination is no longer prohibited by the ISA Manual.
This restriction is introduced in binutils' RV32E support commit 7f99954970001cfc1b155d877ac2966d77e2c647. At that time, the latest ratified version of the RISC-V ISA Manual (version 2.2) stated that F extension requires I base.
However, the next ratified version of the RISC-V ISA Manual (20190608-Base-Ratified) removed such limitation.
Although this combination is not prohibited, there's no official ABIs that support RV32EF, making -march=rv32ef on GAS practically unusable (despite of the lack of errors with this commit).
The purpose of this commit is to suppress unnecessary errors while parsing an ISA string and/or disassembling, not to allow hard-float with RVE.