Skip to content

back.rtlil: strip \ from names added to name_map. #1155

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Feb 27, 2024
Merged

back.rtlil: strip \ from names added to name_map. #1155

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions amaranth/back/rtlil.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -383,13 +383,13 @@ def emit_signal_wires(self):
if name in self.module.ports:
port_value, _flow = self.module.ports[name]
assert value == port_value
self.name_map[signal] = (*self.module.name, f"\\{name}")
self.name_map[signal] = (*self.module.name, name)
else:
wire = self.builder.wire(width=signal.width, signed=signal.signed,
name=name, attrs=attrs,
src=_src(signal.src_loc))
self.sigport_wires[name] = (wire, value)
self.name_map[signal] = (*self.module.name, wire)
self.name_map[signal] = (*self.module.name, wire[1:])

def emit_port_wires(self):
named_signals = {name: signal for signal, name in self.module.signal_names.items()}
Expand Down