Skip to content

Staging/2026 r1 fixes#3200

Merged
dbogdan merged 4 commits intoxlnx/release/linux-v6.12.y-2026r1from
staging/2026_R1_fixes
Mar 24, 2026
Merged

Staging/2026 r1 fixes#3200
dbogdan merged 4 commits intoxlnx/release/linux-v6.12.y-2026r1from
staging/2026_R1_fixes

Conversation

@dbogdan
Copy link
Copy Markdown
Contributor

@dbogdan dbogdan commented Mar 24, 2026

PR Description

  • Please replace this comment with a summary of your changes, and add any context
    necessary to understand them. List any dependencies required for this change.
  • To check the checkboxes below, insert a 'x' between square brackets (without
    any space), or simply check them after publishing the PR.
  • If you changes include a breaking change, please specify dependent PRs in the
    description and try to push all related PRs simultaneously.

PR Type

  • Bug fix (a change that fixes an issue)
  • New feature (a change that adds new functionality)
  • Breaking change (a change that affects other repos or cause CIs to fail)

PR Checklist

  • I have conducted a self-review of my own code changes
  • I have compiled my changes, including the documentation
  • I have tested the changes on the relevant hardware
  • I have updated the documentation outside this repo accordingly
  • I have provided links for the relevant upstream lore

machschmitt and others added 4 commits March 11, 2026 11:00
Under certain circumstances, the calibration procedure IRQ may not happen
on the expected time, which is interpreted as an I/O error, which in turn
would cause ad7173 driver probe to fail. Though, ADC channel calibration
can be issued latter through IIO sysfs interfaces. Thus, failing device
probe seems too drastic of a decision in response to a calibration fail.
Instead of aborting device probe, only warn on calibration fail.

Signed-off-by: Marcelo Schmitt <marcelo.schmitt@analog.com>
Set QPLL0 instead of CPLL for the Rx ADXCVR.

Signed-off-by: George Mois <george.mois@analog.com>
Change DMA controller clock references from PL2_REF to PL0_REF to match
the actual FPGA design clock routing.

The rx_dma, rx_obs_dma, and tx_dma controllers were incorrectly
referencing zynqmp_clk 73 (PL2_REF) instead of zynqmp_clk 71 (PL0_REF).

Signed-off-by: Dragos Bogdan <dragos.bogdan@analog.com>
The fact that this ever worked, is a fluke.
See:
   https://github.com/analogdevicesinc/hdl/blob/442ab0b2108743693b106422149d5c4988de2f4f/projects/cn0540/de10nano/system_top.v#L171

The SYNC GPIO seems to be part of the output GPIOs, not the input GPIOs

After applying this change, changing the sample-rates will no longer
lock-up the device. No delay seems to be required in the GPIO pulse
toggling.

To reproduce this and be a bit more sure, here's a script which reproduces
the issue more reliably:

```

for iter in $(seq 1 100); do
        echo "Iteration $iter"
        iio_readdev ad7768-1 -s 4096 &> /dev/null
        sleep 0.1
        echo "Iteration $iter 128 kSamples"
        iio_readdev ad7768-1 -s 4096 &> /dev/null
        sleep 0.1
        echo 128000 >  "/sys/bus/iio/devices/iio:device0/sampling_frequency"
        iio_readdev ad7768-1 -s 4096 &> /dev/null
        sleep 0.1
        echo "Iteration $iter 256 kSamples"
        echo 256000 >  "/sys/bus/iio/devices/iio:device0/sampling_frequency"
        sleep 0.1
done
```

Fixes: 3c2a53d ("arch: arm: boot: dts: Add support for CN0540 with DE10-nano")
Signed-off-by: Alexandru Ardelean <alex@shruggie.ro>
@dbogdan dbogdan merged commit 4691225 into xlnx/release/linux-v6.12.y-2026r1 Mar 24, 2026
48 of 51 checks passed
@dbogdan dbogdan deleted the staging/2026_R1_fixes branch March 24, 2026 09:29
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants