File tree Expand file tree Collapse file tree 2 files changed +3
-3
lines changed
high_frequency/layout/power_integrity Expand file tree Collapse file tree 2 files changed +3
-3
lines changed Original file line number Diff line number Diff line change 1- # # EDB: SIwave DC-IR Analysis
1+ # # SIwave DC-IR Analysis
22#
33# This example demonstrates the use of EDB to interact with a PCB
44# layout and run DC-IR analysis in SIwave.
Original file line number Diff line number Diff line change @@ -34,7 +34,7 @@ These examples use PyAEDT to show power integrity examples.
3434
3535 .. grid-item-card :: SIwave DC-IR Analysis
3636 :padding: 2 2 2 2
37- :link: ../../../00_edb/legacy_standalone/01_edb_example
37+ :link: ../../../00_edb/legacy_standalone/siwave_dcir
3838 :link-type: doc
3939
4040 .. image :: ../../../00_edb/legacy_standalone/_static/siwave_dcir.png
@@ -139,4 +139,4 @@ These examples use PyAEDT to show power integrity examples.
139139 ../../../aedt_general/modeler/netlist_to_schematic
140140 ../../../aedt_general/report/touchstone_file
141141 ../../../00_edb/legacy_standalone/differential_vias
142- ../../../00_edb/legacy_standalone/01_edb_example
142+ ../../../00_edb/legacy_standalone/siwave_dcir
You can’t perform that action at this time.
0 commit comments