Skip to content

Commit f24c84a

Browse files
robertszczepanskitmichalak
authored andcommitted
Resolve multi-bit when one-bit expected
Internal-tag: [#74406]
1 parent f271c7a commit f24c84a

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/ctrl/flow_active.sv

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -355,7 +355,7 @@ module flow_active
355355
end else begin
356356
if (i3c_fsm_idle_o) begin
357357
resp_data_length_d <= '0;
358-
end else if (resp_data_length_q) begin
358+
end else if (|resp_data_length_q) begin
359359
resp_data_length_d <= resp_data_length_q;
360360
end else begin
361361
resp_data_length_d <= resp_data_length_d;

src/recovery/recovery_executor.sv

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -636,7 +636,7 @@ module recovery_executor
636636
always_ff @(posedge clk_i or negedge rst_ni) begin
637637
if (~rst_ni) begin
638638
fifo_reset_clear <= '0;
639-
end else if (hwif_rec_i.INDIRECT_FIFO_CTRL_0.RESET.value) begin
639+
end else if (hwif_rec_i.INDIRECT_FIFO_CTRL_0.RESET.value[0] == 1'b1) begin
640640
fifo_reset_clear <= 1'b1;
641641
end else begin
642642
fifo_reset_clear <= '0;

0 commit comments

Comments
 (0)