Skip to content

Conversation

@pguyot
Copy link
Collaborator

@pguyot pguyot commented Oct 19, 2025

Continuation of:

Initial implementation of riscv32 assembler and backend. Tested on unix with qemu-user and on esp32c3.

  native (w42/jit-riscv) -- 2a93583 emulated (main) -- f8bdc7d %
pingpong_speed_test 13494702 51717135 74 %
prime_speed_test 9976144 28151722 65 %
prng_test 1246860 1993737 37 %
pi_test 27677061 35485204 22 %
sudoku_solution_test 4297754 5672230 24 %
sudoku_puzzle_test 176939584 277931484 36 %

These changes are made under both the "Apache 2.0" and the "GNU Lesser General
Public License 2.1 or later" license terms (dual license).

SPDX-License-Identifier: Apache-2.0 OR LGPL-2.1-or-later

@pguyot pguyot mentioned this pull request Oct 19, 2025
@pguyot pguyot force-pushed the w42/jit-riscv32 branch 6 times, most recently from 64b9eed to aa7b67f Compare October 23, 2025 20:19
@github-advanced-security
Copy link

This pull request sets up GitHub code scanning for this repository. Once the scans have completed and the checks have passed, the analysis results for this pull request branch will appear on this overview. Once you merge this pull request, the 'Security' tab will show more code scanning analysis results (for example, for the default branch). Depending on your configuration and choice of analysis tool, future pull requests will be annotated with code scanning analysis results. For more information about GitHub code scanning, check out the documentation.

@pguyot pguyot force-pushed the w42/jit-riscv32 branch 9 times, most recently from bac8e6e to 0f63b78 Compare November 9, 2025 14:07
@pguyot pguyot marked this pull request as ready for review November 10, 2025 17:43
@pguyot pguyot marked this pull request as draft November 10, 2025 17:52
@pguyot pguyot force-pushed the w42/jit-riscv32 branch 2 times, most recently from 2106343 to 1d3d8aa Compare November 15, 2025 13:09
We already have armv6t cross build as part of build-and-test, armv4t
introduces unnecessary build complexities and slowness

Signed-off-by: Paul Guyot <[email protected]>
- Add riscv32 to AVM_PRECOMPILED_TARGETS
- Enable ENABLE_TRACE for debugging
- Add riscv32 directory handling in test.c

Signed-off-by: Paul Guyot <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant