Skip to content
View bugrASl's full-sized avatar
👨‍🎓
Working Hard
👨‍🎓
Working Hard

Block or report bugrASl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rnic-cache-simulation rnic-cache-simulation Public

    Python

  2. UART UART Public

    VHDL

  3. VHDL VHDL Public

    VHDL

  4. FPGA-Based-2-Player-Fighting-Game FPGA-Based-2-Player-Fighting-Game Public

    This project involves the design and implementation of a minimalistic yet engaging fighting game for two players, built entirely in hardware using Verilog HDL and deployed on an FPGA development bo…

    Verilog