Pinned Loading

1. rnic-cache-simulation rnic-cache-simulation Public

   Python

2. UART UART Public

   VHDL

3. VHDL VHDL Public

   VHDL

4. FPGA-Based-2-Player-Fighting-Game FPGA-Based-2-Player-Fighting-Game Public

   This project involves the design and implementation of a minimalistic yet engaging fighting game for two players, built entirely in hardware using Verilog HDL and deployed on an FPGA development bo…

   Verilog