Skip to content

Final Project of Digital Systems 1 Course. Implementation of UART interface (full-duplex) in VHDL

Notifications You must be signed in to change notification settings

calebtrepowski/fpga-uart-transmitter-receiver

About

Final Project of Digital Systems 1 Course. Implementation of UART interface (full-duplex) in VHDL

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published