-
Notifications
You must be signed in to change notification settings - Fork 19
Add tricore tc1.8 instructions #73
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add tricore tc1.8 instructions #73
Conversation
|
@imbillow could you please take a look? |
Rot127
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good to me. Let's wait for @imbillow review.
Also, please rebase your commit onto the latest auto-sync branch. I just updated it.
5b488ff to
550611a
Compare
|
Rebased to new auto-sync |
|
Added a bit more instructions |
|
@imbillow This PR was pending for 1 week. Could you help to review it? |
|
@Changqing-JING @imbillow seems busy these days. Once it is green we can merge it. |
|
Never mind. Please just rebase and we are go go once it is green. |
add.df sub.df madd.df msub.df mul.df div.df cmp.df max.df min.df min.f max.f dftoi dftoiz dftoin ftoin dftou dftouz dftol dftoul dftoulz abs.f abs.df dftolz neg.df neg.f qseed.df itodf utodf ltodf ultodf dftof ftodf
div64 div64.u rem64 rem64.u
874e1d6 to
5f9edb3
Compare
|
Branch Rebased |
Add tricore tc1.8 instructions:
A major change in tc18 instruction encoding is:
The n field can indicate mnemonics for instruction variant with 64bit register operand.
For example
6b 00 21 00isadd.f %d0,%d0,%d0.6b 00 22 00isadd.df %e0,%e0,%e0