GitHub · Where software is built

This repository was archived by the owner on Jun 3, 2024. It is now read-only.

Labels Milestones

Cannot run Verilator Test

#692

· EngRaff92 opened

on Jul 17, 2022

Asking for help with <code>yosys</code> synthesis of a RISC-V CPU written in SystemVerilog

#670

· jeras opened

on Feb 13, 2022

Some of unary_op_* tests return wrong outputs

#653

· RRozak opened

on Jan 17, 2022

EarlGrey: clkmgr_byp doesn't work in Verilator

#586

· RRozak opened

on Nov 8, 2021

EarlGrey: otbn_rnd.sv doesn't work in Verilator

#570

· RRozak opened

on Oct 21, 2021

EarlGrey: otbn_stack.sv doesn't work in Verilator

#567

· RRozak opened

on Oct 20, 2021

EarlGrey: adc_ctrl_core.sv doesn't work in Verilator

#563

· RRozak opened

on Oct 20, 2021

EarlGrey: kmac_entropy.sv doesn't work in Verilator

#560

· RRozak opened

on Oct 20, 2021

EarlGrey: xbar_main.sv doesn't work in Verilator

#556

· RRozak opened

on Oct 19, 2021

EarlGrey: xbar_peri.sv doesn't work in Verilator

#553

· RRozak opened

on Oct 18, 2021

EarlGrey: prim_lfsr.sv doesn't work in Verilator

#548

· RRozak opened

on Oct 15, 2021

swerv: ifu_iccm_mem doesn't work in Verilator

#538

· RRozak opened

on Oct 8, 2021