Skip to content

antmicro/yosys-systemverilog#1743: Compensate for chipsalliance/Surelog#3670 #522

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

antmicro/yosys-systemverilog#1743: Compensate for chipsalliance/Surelog#3670 #522

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 0 additions & 6 deletions systemverilog-plugin/UhdmAst.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3985,9 +3985,6 @@ void UhdmAst::process_bit_select()
void UhdmAst::process_part_select()
{
current_node = make_ast_node(AST::AST_IDENTIFIER);
vpiHandle parent_h = vpi_handle(vpiParent, obj_h);
current_node->str = get_name(parent_h);
vpi_release_handle(parent_h);
auto range_node = new AST::AstNode(AST::AST_RANGE);
range_node->filename = current_node->filename;
range_node->location = current_node->location;
Expand All @@ -3998,9 +3995,6 @@ void UhdmAst::process_part_select()
void UhdmAst::process_indexed_part_select()
{
current_node = make_ast_node(AST::AST_IDENTIFIER);
vpiHandle parent_h = vpi_handle(vpiParent, obj_h);
current_node->str = get_name(parent_h);
vpi_release_handle(parent_h);
// TODO: check if there are other types, for now only handle 1 and 2 (+: and -:)
auto indexed_part_select_type = vpi_get(vpiIndexedPartSelectType, obj_h) == 1 ? AST::AST_ADD : AST::AST_SUB;
auto range_node = new AST::AstNode(AST::AST_RANGE);
Expand Down