7
7
8
8
define <2 x i64 > @test_extrq_call (<2 x i64 > %x , <16 x i8 > %y ) {
9
9
; CHECK-LABEL: @test_extrq_call(
10
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) [[ATTR1:#.* ]]
10
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) # [[ATTR1:[0-9]+ ]]
11
11
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
12
12
;
13
13
%1 = tail call <2 x i64 > @llvm.x86.sse4a.extrq (<2 x i64 > %x , <16 x i8 > %y ) nounwind
@@ -150,7 +150,7 @@ define <2 x i64> @test_extrqi_call_constexpr() {
150
150
151
151
define <2 x i64 > @test_insertq_call (<2 x i64 > %x , <2 x i64 > %y ) {
152
152
; CHECK-LABEL: @test_insertq_call(
153
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertq(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]]) [[ATTR1]]
153
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertq(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]]) # [[ATTR1]]
154
154
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
155
155
;
156
156
%1 = tail call <2 x i64 > @llvm.x86.sse4a.insertq (<2 x i64 > %x , <2 x i64 > %y ) nounwind
@@ -291,7 +291,7 @@ define <2 x i64> @testUndefinedInsertq_3(<2 x i64> %v, <2 x i64> %i) {
291
291
292
292
define <2 x i64 > @test_extrq_arg0 (<2 x i64 > %x , <16 x i8 > %y ) {
293
293
; CHECK-LABEL: @test_extrq_arg0(
294
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) [[ATTR1]]
294
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) # [[ATTR1]]
295
295
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
296
296
;
297
297
%1 = shufflevector <2 x i64 > %x , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -301,7 +301,7 @@ define <2 x i64> @test_extrq_arg0(<2 x i64> %x, <16 x i8> %y) {
301
301
302
302
define <2 x i64 > @test_extrq_arg1 (<2 x i64 > %x , <16 x i8 > %y ) {
303
303
; CHECK-LABEL: @test_extrq_arg1(
304
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) [[ATTR1]]
304
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) # [[ATTR1]]
305
305
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
306
306
;
307
307
%1 = shufflevector <16 x i8 > %y , <16 x i8 > poison, <16 x i32 > <i32 0 , i32 1 , i32 2 , i32 3 , i32 4 , i32 5 , i32 6 , i32 7 , i32 0 , i32 0 , i32 0 , i32 0 , i32 0 , i32 0 , i32 0 , i32 0 >
@@ -311,7 +311,7 @@ define <2 x i64> @test_extrq_arg1(<2 x i64> %x, <16 x i8> %y) {
311
311
312
312
define <2 x i64 > @test_extrq_args01 (<2 x i64 > %x , <16 x i8 > %y ) {
313
313
; CHECK-LABEL: @test_extrq_args01(
314
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) [[ATTR1]]
314
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.extrq(<2 x i64> [[X:%.*]], <16 x i8> [[Y:%.*]]) # [[ATTR1]]
315
315
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
316
316
;
317
317
%1 = shufflevector <2 x i64 > %x , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -350,7 +350,7 @@ define <2 x i64> @test_extrqi_ret(<2 x i64> %x) {
350
350
351
351
define <2 x i64 > @test_insertq_arg0 (<2 x i64 > %x , <2 x i64 > %y ) {
352
352
; CHECK-LABEL: @test_insertq_arg0(
353
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertq(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]]) [[ATTR1]]
353
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertq(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]]) # [[ATTR1]]
354
354
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
355
355
;
356
356
%1 = shufflevector <2 x i64 > %x , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -369,7 +369,7 @@ define <2 x i64> @test_insertq_ret(<2 x i64> %x, <2 x i64> %y) {
369
369
370
370
define <2 x i64 > @test_insertqi_arg0 (<2 x i64 > %x , <2 x i64 > %y ) {
371
371
; CHECK-LABEL: @test_insertqi_arg0(
372
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) [[ATTR1]]
372
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) # [[ATTR1]]
373
373
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
374
374
;
375
375
%1 = shufflevector <2 x i64 > %x , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -379,7 +379,7 @@ define <2 x i64> @test_insertqi_arg0(<2 x i64> %x, <2 x i64> %y) {
379
379
380
380
define <2 x i64 > @test_insertqi_arg1 (<2 x i64 > %x , <2 x i64 > %y ) {
381
381
; CHECK-LABEL: @test_insertqi_arg1(
382
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) [[ATTR1]]
382
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) # [[ATTR1]]
383
383
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
384
384
;
385
385
%1 = shufflevector <2 x i64 > %y , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -389,7 +389,7 @@ define <2 x i64> @test_insertqi_arg1(<2 x i64> %x, <2 x i64> %y) {
389
389
390
390
define <2 x i64 > @test_insertqi_args01 (<2 x i64 > %x , <2 x i64 > %y ) {
391
391
; CHECK-LABEL: @test_insertqi_args01(
392
- ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) [[ATTR1]]
392
+ ; CHECK-NEXT: [[TMP1:%.*]] = tail call <2 x i64> @llvm.x86.sse4a.insertqi(<2 x i64> [[X:%.*]], <2 x i64> [[Y:%.*]], i8 3, i8 2) # [[ATTR1]]
393
393
; CHECK-NEXT: ret <2 x i64> [[TMP1]]
394
394
;
395
395
%1 = shufflevector <2 x i64 > %x , <2 x i64 > poison, <2 x i32 > <i32 0 , i32 0 >
@@ -407,14 +407,10 @@ define <2 x i64> @test_insertqi_ret(<2 x i64> %x, <2 x i64> %y) {
407
407
ret <2 x i64 > %2
408
408
}
409
409
410
- ; CHECK: declare <2 x i64> @llvm.x86.sse4a.extrq
411
410
declare <2 x i64 > @llvm.x86.sse4a.extrq (<2 x i64 >, <16 x i8 >) nounwind
412
411
413
- ; CHECK: declare <2 x i64> @llvm.x86.sse4a.extrqi
414
412
declare <2 x i64 > @llvm.x86.sse4a.extrqi (<2 x i64 >, i8 , i8 ) nounwind
415
413
416
- ; CHECK: declare <2 x i64> @llvm.x86.sse4a.insertq
417
414
declare <2 x i64 > @llvm.x86.sse4a.insertq (<2 x i64 >, <2 x i64 >) nounwind
418
415
419
- ; CHECK: declare <2 x i64> @llvm.x86.sse4a.insertqi
420
416
declare <2 x i64 > @llvm.x86.sse4a.insertqi (<2 x i64 >, <2 x i64 >, i8 , i8 ) nounwind
0 commit comments