Skip to content

Commit f3dfcd2

Browse files
rananta468willdeacon
authored andcommitted
arm64/sysreg: Correct the values for GICv4.1
Currently, sysreg has value as 0b0010 for the presence of GICv4.1 in ID_PFR1_EL1 and ID_AA64PFR0_EL1, instead of 0b0011 as per ARM ARM. Hence, correct them to reflect ARM ARM. Signed-off-by: Raghavendra Rao Ananta <[email protected]> Reviewed-by: Zenghui Yu <[email protected]> Reviewed-by: Anshuman Khandual <[email protected]> Reviewed-by: Marc Zyngier <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Will Deacon <[email protected]>
1 parent 48f6430 commit f3dfcd2

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/arm64/tools/sysreg

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -149,7 +149,7 @@ Res0 63:32
149149
UnsignedEnum 31:28 GIC
150150
0b0000 NI
151151
0b0001 GICv3
152-
0b0010 GICv4p1
152+
0b0011 GICv4p1
153153
EndEnum
154154
UnsignedEnum 27:24 Virt_frac
155155
0b0000 NI
@@ -903,7 +903,7 @@ EndEnum
903903
UnsignedEnum 27:24 GIC
904904
0b0000 NI
905905
0b0001 IMP
906-
0b0010 V4P1
906+
0b0011 V4P1
907907
EndEnum
908908
SignedEnum 23:20 AdvSIMD
909909
0b0000 IMP

0 commit comments

Comments
 (0)