Skip to content

Commit 1c5e6c4

Browse files
committed
[M68k] Add "indirect offset" addressing mode to JSR instruction
This simply adds support for an additional addressing mode to JSR, without any new patterns for ISel. But this addressing mode is significant for inline ASM, because some systems perform syscalls by calling an offset from a vector base pointer. So, as of now, this primarily enables its use for inline ASM.
1 parent e498902 commit 1c5e6c4

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

llvm/lib/Target/M68k/M68kInstrControl.td

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -295,6 +295,7 @@ def CALLk : MxCall<MxPCI32, MxEncAddrMode_k<"dst">>;
295295
def CALLq : MxCall<MxPCD32, MxEncAddrMode_q<"dst">>;
296296
def CALLb : MxCall<MxAL32, MxEncAddrMode_abs<"dst", true>>;
297297
def CALLj : MxCall<MxARI32, MxEncAddrMode_j<"dst">>;
298+
def CALLp : MxCall<MxARID32, MxEncAddrMode_p<"dst">>;
298299

299300
multiclass CallPat<MxCall callOp, Predicate pred> {
300301
let Predicates = [pred] in {

0 commit comments

Comments
 (0)