Skip to content

mem: a couple of scripts to test fcfs/frfcfs #12

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
aakahlow wants to merge 1 commit into
base: dcache_orb
Choose a base branch
from
Open

mem: a couple of scripts to test fcfs/frfcfs #12

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
51 changes: 51 additions & 0 deletions simple_dram.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,51 @@
from m5.objects import *
import m5

system = System()
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = "4GHz"
system.clk_domain.voltage_domain = VoltageDomain()
system.mem_mode = 'timing'

system.generator = PyTrafficGen()

system.mem_ctrl = MemCtrl()
system.mem_ctrl.dram = DDR3_1600_8x8(range=AddrRange('8GB'))

system.mem_ctrl.dram.tREFI = "200"

# comment one of these policies
#system.mem_ctrl.mem_sched_policy = "frfcfs"
system.mem_ctrl.mem_sched_policy = "fcfs"

system.mem_ctrl.port = system.generator.port
system.mem_ranges = [AddrRange('8GB')]

def createRandomTraffic(tgen):
yield tgen.createRandom(100000000000, # duration
0, # min_addr
AddrRange('1GB').end, # max_adr
64, # block_size
10000, # min_period
10000, # max_period
70, # rd_perc
0) # data_limit
yield tgen.createExit(0)

def createLinearTraffic(tgen):
yield tgen.createLinear(10000000000, # duration
0, # min_addr
AddrRange('8GB').end, # max_adr
64, # block_size
10000, # min_period
10000, # max_period
100, # rd_perc
0) # data_limit
yield tgen.createExit(0)


root = Root(full_system=False, system=system)

m5.instantiate()
system.generator.start(createLinearTraffic(system.generator))
exit_event = m5.simulate()
49 changes: 49 additions & 0 deletions simple_nvm.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,49 @@
from m5.objects import *
import m5

system = System()
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = "4GHz"
system.clk_domain.voltage_domain = VoltageDomain()
system.mem_mode = 'timing'

system.generator = PyTrafficGen()

system.mem_ctrl = MemCtrl()
system.mem_ctrl.nvm= NVM_2400_1x64(range=AddrRange('8GB'))

# comment one of these policies
#system.mem_ctrl.mem_sched_policy = "frfcfs"
system.mem_ctrl.mem_sched_policy = "fcfs"

system.mem_ctrl.port = system.generator.port
system.mem_ranges = [AddrRange('8GB')]

def createRandomTraffic(tgen):
yield tgen.createRandom(100000000000, # duration
0, # min_addr
AddrRange('1GB').end, # max_adr
64, # block_size
10000, # min_period
10000, # max_period
70, # rd_perc
0) # data_limit
yield tgen.createExit(0)

def createLinearTraffic(tgen):
yield tgen.createLinear(10000000000, # duration
0, # min_addr
AddrRange('8GB').end, # max_adr
64, # block_size
10000, # min_period
10000, # max_period
100, # rd_perc
0) # data_limit
yield tgen.createExit(0)


root = Root(full_system=False, system=system)

m5.instantiate()
system.generator.start(createLinearTraffic(system.generator))
exit_event = m5.simulate()