![github-actions[bot]](https://avatars.githubusercontent.com/in/15368?v=4&size=40){kind=avatar}
1 file changed
+1
-1
lines changedSubmodule llvm-project updated 83 files
- clang/lib/AST/ByteCode/InterpBuiltin.cpp+8
- clang/lib/Parse/ParseDecl.cpp+1-14
- clang/lib/Sema/SemaExprCXX.cpp+17-4
- llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp+2-33
- llvm/lib/Target/RISCV/RISCVGISel.td+10-11
- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp+7
- llvm/test/CodeGen/RISCV/GlobalISel/instruction-select/alu-rv64.mir+6-6
- llvm/test/CodeGen/RISCV/GlobalISel/instruction-select/zba-rv64.mir+3-3
- llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/calling-conv-half.ll+76-76
- llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/calling-conv-ilp32-ilp32f-ilp32d-common.ll+2-2
- llvm/test/CodeGen/RISCV/GlobalISel/irtranslator/calling-conv-lp64-lp64f-lp64d-common.ll+1-1
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-abs-rv32.mir+2-4
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-abs-rv64.mir+15-16
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-addo-subo-rv32.mir+25-39
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-addo-subo-rv64.mir+25-38
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ashr-rv32.mir+38-51
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ashr-rv64.mir+41-57
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-bitreverse-rv32.mir+95-141
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-bitreverse-rv64.mir+145-214
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-bswap-rv32.mir+6-9
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-bswap-rv64.mir+14-18
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-const-rv64.mir+1-2
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ctlz-rv32.mir+192-274
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ctlz-rv64.mir+208-256
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ctpop-rv32.mir+35-47
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-ctpop-rv64.mir+48-52
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-cttz-rv32.mir+74-104
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-cttz-rv64.mir+92-104
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-div-rv32.mir+26-44
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-div-rv64.mir+36-61
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-fshl-fshr-rv32.mir+30-39
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-fshl-fshr-rv64.mir+32-36
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-icmp-rv32.mir+66-112
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-icmp-rv64.mir+72-124
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-implicit-def-rv32.mir+4-8
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-implicit-def-rv64.mir+4-8
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-itofp-f16-rv64.mir+9-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-itofp-rv64.mir+18-24
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-load-rv32.mir+16-26
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-load-rv64.mir+57-92
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-lshr-rv32.mir+31-50
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-lshr-rv64.mir+34-54
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-mul-ext-rv32.mir+3-5
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-mul-rv32.mir+1-2
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-mul-rv64.mir+1-2
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-mulo-rv32.mir+33-54
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-mulo-rv64.mir+37-62
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-rem-rv32.mir+26-44
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-rem-rv64.mir+36-61
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-rotate-rv32.mir+34-40
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-rotate-rv64.mir+30-32
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-sat-rv32.mir+23-34
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-sat-rv64.mir+16-16
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-select-rv32.mir+2-6
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-select-rv64.mir+2-6
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-shl-rv32.mir+14-26
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-shl-rv64.mir+14-26
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-smax-rv32.mir+8-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-smax-rv64.mir+8-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-smin-rv32.mir+8-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-smin-rv64.mir+8-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-store-rv32.mir+1-2
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-store-rv64.mir+19-22
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umax-rv32.mir+6-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umax-rv64.mir+8-16
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umin-rv32.mir+6-12
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/legalize-umin-rv64.mir+8-16
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-anyext.mir+12-20
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-extract-subvector.mir+4-8
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-icmp.mir+14-98
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-sext.mir+12-20
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-splatvector-rv32.mir+21-28
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-splatvector-rv64.mir+21-28
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-splatvector-s64-rv32.mir+12-20
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-vscale-rv32.mir+2-4
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-vscale-rv64.mir+1-2
- llvm/test/CodeGen/RISCV/GlobalISel/legalizer/rvv/legalize-zext.mir+12-20
- llvm/test/CodeGen/RISCV/GlobalISel/vararg.ll+131-116
- llvm/tools/llvm-debuginfod-find/llvm-debuginfod-find.cpp-1
- mlir/include/mlir/Dialect/MemRef/Utils/MemRefUtils.h+3-3
- mlir/lib/Dialect/MemRef/Utils/MemRefUtils.cpp+6-7
- mlir/lib/Dialect/Vector/Transforms/VectorTransferOpTransforms.cpp+4-6
- mlir/test/Dialect/Vector/vector-transferop-opt.mlir+94-2
0 commit comments