1 file changed
+1
-1
lines changedSubmodule llvm-project updated 35 files
- clang/include/module.modulemap+1
- llvm/include/llvm/IR/ConstantFPRange.h+17-9
- llvm/lib/IR/ConstantFPRange.cpp+17-11
- llvm/lib/Passes/StandardInstrumentations.cpp+2-1
- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp+10
- llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp+13
- llvm/lib/Target/RISCV/RISCVCallingConv.cpp+67-9
- llvm/lib/Target/RISCV/RISCVDeadRegisterDefinitions.cpp+2
- llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp+21
- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp+3
- llvm/lib/Target/RISCV/RISCVISelLowering.cpp+2-2
- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp+20
- llvm/lib/Target/RISCV/RISCVInstrInfoC.td+48
- llvm/lib/Target/RISCV/RISCVInstrInfoF.td+22-12
- llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td+1-1
- llvm/lib/Target/RISCV/RISCVMakeCompressible.cpp+14
- llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp+2
- llvm/lib/Target/RISCV/RISCVRegisterInfo.td+81-35
- llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp+9
- llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll+262-210
- llvm/test/CodeGen/RISCV/float-arith.ll+12-23
- llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll+2-4
- llvm/test/CodeGen/RISCV/float-frem.ll+1-6
- llvm/test/CodeGen/RISCV/float-imm.ll+2
- llvm/test/CodeGen/RISCV/float-intrinsics.ll+10-56
- llvm/test/CodeGen/RISCV/half-intrinsics.ll+2-2
- llvm/test/CodeGen/RISCV/kcfi-mir.ll+2-2
- llvm/test/CodeGen/RISCV/llvm.frexp.ll+8
- llvm/test/CodeGen/RISCV/make-compressible-zfinx.mir+296
- llvm/test/CodeGen/RISCV/rvv/named-vector-shuffle-reverse.ll+119-6
- llvm/test/Other/dump-with-filter.ll+14
- llvm/test/Transforms/InstCombine/sub.ll+68
- llvm/test/Transforms/PhaseOrdering/X86/vec-shift.ll+16-16
- llvm/unittests/IR/ConstantFPRangeTest.cpp+4
- mlir/test/Dialect/Linalg/vectorization-with-patterns.mlir+8-2
0 commit comments