Skip to content

pre-commit: PR115988 #1682

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 2 commits into from
Closed

pre-commit: PR115988 #1682

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
8fe92c0
pre-commit: PR115988
dtcxzyw Nov 13, 2024
997e4fd
pre-commit: Update
github-actions[bot] Nov 13, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions bench/abc/optimized/ifMap.c.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1343,7 +1343,7 @@ Vec_StrPush.exit: ; preds = %.Vec_StrGrow.exit10
%569 = load i64, ptr %417, align 4
%570 = trunc i64 %569 to i32
%571 = lshr i32 %570, 24
%572 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %571, i32 range(i32 0, -2147483648) 6)
%572 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %571, i32 6)
%573 = icmp samesign ult i32 %568, %572
br i1 %573, label %532, label %.loopexit, !llvm.loop !10

Expand Down Expand Up @@ -1386,7 +1386,7 @@ If_CutTruthWR.exit: ; preds = %._crit_edge850, %57
%595 = lshr i32 %594, 24
%596 = getelementptr inbounds [16 x ptr], ptr %252, i64 0, i64 %.lcssa
%597 = load ptr, ptr %596, align 8
%598 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %595, i32 range(i32 0, -2147483648) 6)
%598 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %595, i32 6)
%599 = mul nsw i32 %.pre958, %598
%600 = getelementptr i8, ptr %597, i64 8
%.val.i = load ptr, ptr %600, align 8
Expand Down Expand Up @@ -1619,7 +1619,7 @@ If_CutTruth.exit: ; preds = %.lr.ph.i.i.i, %.lr.
%724 = load i64, ptr %417, align 4
%725 = trunc i64 %724 to i32
%726 = lshr i32 %725, 24
%727 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %726, i32 range(i32 0, -2147483648) 6)
%727 = call range(i32 0, -2147483648) i32 @llvm.umax.i32(i32 %726, i32 6)
%728 = load ptr, ptr %13, align 8
%729 = getelementptr inbounds i8, ptr %728, i64 200
%730 = load ptr, ptr %729, align 8
Expand Down
2 changes: 1 addition & 1 deletion bench/actix-rs/optimized/2m9lq42maoywd5kd.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -481,7 +481,7 @@ define internal fastcc void @_ZN3std2io19default_read_to_end16small_probe_read17
%9 = getelementptr inbounds i8, ptr %6, i64 8
%10 = getelementptr inbounds i8, ptr %4, i64 8
%11 = icmp eq i64 %.promoted, 0
%.0.sroa.speculated.i.i = tail call range(i64 1, 0) i64 @llvm.umin.i64(i64 %.promoted, i64 range(i64 1, 0) 32)
%.0.sroa.speculated.i.i = tail call range(i64 1, 0) i64 @llvm.umin.i64(i64 %.promoted, i64 32)
br i1 %11, label %.thread17, label %.lr.ph

.thread17: ; preds = %3
Expand Down
4 changes: 2 additions & 2 deletions bench/cmake/optimized/frm_driver.c.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5757,7 +5757,7 @@ define internal range(i32 -12, 1) i32 @VSC_Scroll_Page_Backward(ptr nocapture no
%5 = load i16, ptr %4, align 2
%6 = sext i16 %5 to i32
%7 = icmp slt i16 %5, 0
%8 = tail call i32 @llvm.abs.i32(i32 range(i32 -32768, 32769) %6, i1 true)
%8 = tail call i32 @llvm.abs.i32(i32 %6, i1 true)
%9 = getelementptr inbounds i8, ptr %0, i64 16
%10 = load i32, ptr %9, align 8
br i1 %7, label %11, label %24
Expand Down Expand Up @@ -6034,7 +6034,7 @@ define internal range(i32 -12, 1) i32 @HSC_Horizontal_Line_Backward(ptr nocaptur
%5 = load i16, ptr %4, align 4
%6 = sext i16 %5 to i32
%7 = icmp slt i16 %5, 0
%8 = tail call i32 @llvm.abs.i32(i32 range(i32 -32768, 32769) %6, i1 true)
%8 = tail call i32 @llvm.abs.i32(i32 %6, i1 true)
%9 = getelementptr inbounds i8, ptr %0, i64 20
%10 = load i32, ptr %9, align 4
br i1 %7, label %11, label %24
Expand Down
26 changes: 13 additions & 13 deletions bench/delta-rs/optimized/3qvofkyb7k5flefa.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2512,7 +2512,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%22 = getelementptr inbounds i8, ptr %1, i64 32
%23 = load i64, ptr %22, align 8, !alias.scope !631, !noalias !636, !noundef !5
%24 = tail call i64 @llvm.uadd.sat.i64(i64 %23, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %24, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %24, i64 4)
%25 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17hcddc1b511bd5cbf7E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %26 unwind label %19

Expand Down Expand Up @@ -10601,7 +10601,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%21 = getelementptr inbounds i8, ptr %1, i64 56
%.val = load i64, ptr %21, align 8, !noundef !5
%22 = tail call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 4)
%23 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h1d30ebcac138a01fE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %24 unwind label %18

Expand Down Expand Up @@ -10852,7 +10852,7 @@ common.resume: ; preds = %88, %.body, %33
store i8 %.sroa.4.8.copyload.i, ptr %11, align 8
%.val = load i64, ptr %13, align 8, !noundef !5
%42 = tail call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %42, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %42, i64 4)
%43 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17hc2e9bab1641f2383E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %44 unwind label %39

Expand Down Expand Up @@ -11168,7 +11168,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 16 dereferenceable(256) %.sroa.7.0..sroa_idx, ptr noundef nonnull align 16 dereferenceable(256) %.sroa.7, i64 256, i1 false)
%.val = load i64, ptr %13, align 8, !noundef !5
%41 = tail call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %41, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %41, i64 4)
%42 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h13d7f2d75a70d61bE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %43 unwind label %38

Expand Down Expand Up @@ -11840,7 +11840,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..

20: ; preds = %"_ZN99_$LT$flatbuffers..vector..VectorIter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha1d9e7a41426d994E.llvm.5991570310944373761.exit.i"
call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(24) %.sroa.5, ptr noundef nonnull align 1 dereferenceable(24) %14, i64 24, i1 false)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %5, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %5, i64 4)
%21 = tail call { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h367afc8becbbfd10E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
%22 = extractvalue { i64, ptr } %21, 0
%23 = extractvalue { i64, ptr } %21, 1
Expand Down Expand Up @@ -14232,7 +14232,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %.sroa.7.0..sroa_idx, ptr noundef nonnull align 8 dereferenceable(16) %.sroa.7, i64 16, i1 false)
%.val = load i64, ptr %11, align 8, !noundef !5
%48 = call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %48, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %48, i64 4)
%49 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h47519dbea93e2296E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %50 unwind label %45

Expand Down Expand Up @@ -20183,7 +20183,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(24) %.sroa.7.0..sroa_idx, ptr noundef nonnull align 8 dereferenceable(24) %.sroa.7, i64 24, i1 false)
%.val = load i64, ptr %11, align 8, !noundef !5
%45 = tail call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %45, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %45, i64 4)
%46 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17hb3fed81718113ebcE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %47 unwind label %37

Expand Down Expand Up @@ -23034,7 +23034,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..

17: ; preds = %"_ZN105_$LT$std..collections..hash..map..Keys$LT$K$C$V$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hfb928a02a62c8737E.exit"
%18 = tail call i64 @llvm.uadd.sat.i64(i64 %10, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %18, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %18, i64 4)
%19 = tail call { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h66f003cb7f94839aE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
%20 = extractvalue { i64, ptr } %19, 0
%21 = extractvalue { i64, ptr } %19, 1
Expand Down Expand Up @@ -26523,7 +26523,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%21 = load i64, ptr %7, align 8, !noundef !5
call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %7)
%22 = tail call i64 @llvm.uadd.sat.i64(i64 %21, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 4)
%23 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h9d88ead043ece697E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %24 unwind label %18

Expand Down Expand Up @@ -29885,7 +29885,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%29 = getelementptr inbounds i8, ptr %1, i64 56
%.val = load i64, ptr %29, align 8, !noundef !5
%30 = tail call i64 @llvm.uadd.sat.i64(i64 %.val, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %30, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %30, i64 4)
%31 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h5b836093631fb95fE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %32 unwind label %26

Expand Down Expand Up @@ -30767,7 +30767,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 8 dereferenceable(16) %.sroa.7.0..sroa_idx, ptr noundef nonnull align 8 dereferenceable(16) %.sroa.6.0..sroa_idx.i.i.i, i64 16, i1 false)
store i64 %.sroa.01.0.copyload2.i.i.i, ptr %5, align 8
%26 = tail call i64 @llvm.uadd.sat.i64(i64 %13, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %26, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %26, i64 4)
%27 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17hb605c0656794662fE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %28 unwind label %23

Expand Down Expand Up @@ -35539,7 +35539,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%21 = load i64, ptr %7, align 8, !noundef !5
call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %7)
%22 = tail call i64 @llvm.uadd.sat.i64(i64 %21, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %22, i64 4)
%23 = invoke { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17hdb49bf5253a00359E"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
to label %24 unwind label %18

Expand Down Expand Up @@ -37386,7 +37386,7 @@ define hidden void @"_ZN111_$LT$alloc..vec..Vec$LT$T$GT$$u20$as$u20$alloc..vec..
%.val3 = load i64, ptr %17, align 8, !noundef !5
%18 = sub i64 %.val3, %.val
%19 = tail call i64 @llvm.uadd.sat.i64(i64 %18, i64 1)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %19, i64 range(i64 1, 0) 4)
%.0.sroa.speculated.i = tail call noundef range(i64 4, 0) i64 @llvm.umax.i64(i64 %19, i64 4)
%20 = tail call { i64, ptr } @"_ZN5alloc7raw_vec19RawVec$LT$T$C$A$GT$11allocate_in17h254bfffb2d8744caE"(i64 noundef %.0.sroa.speculated.i, i1 noundef zeroext false)
%21 = extractvalue { i64, ptr } %20, 0
%22 = extractvalue { i64, ptr } %20, 1
Expand Down
10 changes: 5 additions & 5 deletions bench/diesel-rs/optimized/3nv3xphjbq527f6u.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4116,7 +4116,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 48, 89) %.sroa.6.051.i.i, i64 88)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 88)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %60, label %51

Expand Down Expand Up @@ -4521,7 +4521,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 48, 89) %.sroa.6.051.i.i, i64 80)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 80)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %58, label %51

Expand Down Expand Up @@ -4918,7 +4918,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 48, 89) %.sroa.6.051.i.i, i64 56)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 56)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %60, label %51

Expand Down Expand Up @@ -5324,7 +5324,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %46, %40, %38, %36
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %46 ], [ 1, %38 ], [ %45, %40 ], [ %..i.i.i, %36 ]
%50 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 48, 89) %.sroa.6.051.i.i, i64 48)
%50 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 48)
%51 = extractvalue { i64, i1 } %50, 1
br i1 %51, label %59, label %52

Expand Down Expand Up @@ -5731,7 +5731,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 48, 89) %.sroa.6.051.i.i, i64 56)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 56)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %60, label %51

Expand Down
14 changes: 7 additions & 7 deletions bench/just-rs/optimized/15iymzte00kmcyqz.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12184,7 +12184,7 @@ define internal fastcc i64 @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %41, %35, %33, %31
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %41 ], [ 1, %33 ], [ %40, %35 ], [ %..i.i.i, %31 ]
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 40)
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 40)
%46 = extractvalue { i64, i1 } %45, 1
br i1 %46, label %56, label %47

Expand Down Expand Up @@ -12593,7 +12593,7 @@ define internal fastcc i64 @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %41, %35, %33, %31
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %41 ], [ 1, %33 ], [ %40, %35 ], [ %..i.i.i, %31 ]
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 48)
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 48)
%46 = extractvalue { i64, i1 } %45, 1
br i1 %46, label %54, label %47

Expand Down Expand Up @@ -12995,7 +12995,7 @@ define internal fastcc i64 @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %42, %36, %34, %32
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %42 ], [ 1, %34 ], [ %41, %36 ], [ %..i.i.i, %32 ]
%46 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 104)
%46 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 104)
%47 = extractvalue { i64, i1 } %46, 1
br i1 %47, label %57, label %48

Expand Down Expand Up @@ -13413,7 +13413,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 24)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 24)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %60, label %51

Expand Down Expand Up @@ -13836,7 +13836,7 @@ define internal fastcc i64 @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %41, %35, %33, %31
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %41 ], [ 1, %33 ], [ %40, %35 ], [ %..i.i.i, %31 ]
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 72)
%45 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 72)
%46 = extractvalue { i64, i1 } %45, 1
br i1 %46, label %56, label %47

Expand Down Expand Up @@ -14247,7 +14247,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %45, %39, %37, %35
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %45 ], [ 1, %37 ], [ %44, %39 ], [ %..i.i.i, %35 ]
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 24)
%49 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 24)
%50 = extractvalue { i64, i1 } %49, 1
br i1 %50, label %60, label %51

Expand Down Expand Up @@ -14663,7 +14663,7 @@ define hidden { i64, i64 } @"_ZN9hashbrown3raw21RawTable$LT$T$C$A$GT$14reserve_r

.thread.i.i: ; preds = %42, %36, %34, %32
%.sroa.6.051.i.i = phi i64 [ %.sroa.6.0.i.i3, %42 ], [ 1, %34 ], [ %41, %36 ], [ %..i.i.i, %32 ]
%46 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 range(i64 24, 105) %.sroa.6.051.i.i, i64 24)
%46 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %.sroa.6.051.i.i, i64 24)
%47 = extractvalue { i64, i1 } %46, 1
br i1 %47, label %57, label %48

Expand Down
Loading