Skip to content

pre-commit: PR118955 #1831

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 2 commits into from
Closed

pre-commit: PR118955 #1831

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
7c480b2
pre-commit: PR118955
dtcxzyw Dec 6, 2024
54a63a9
pre-commit: Update
github-actions[bot] Dec 6, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions bench/anki-rs/optimized/22lei7qbgq6q4wqu.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -686,8 +686,8 @@ default.unreachable: ; preds = %1

6: ; preds = %1
%.mask = and i64 %3, -4294967296
%cond = icmp eq i64 %.mask, 8589934592
%spec.select1 = select i1 %cond, i8 0, i8 13
%switch.selectcmp = icmp eq i64 %.mask, 8589934592
%switch.select = select i1 %switch.selectcmp, i8 0, i8 13
br label %_ZN3std2io5error5Error4kind17h2040909452a97b57E.exit

7: ; preds = %1
Expand All @@ -703,8 +703,8 @@ default.unreachable: ; preds = %1
%14 = load i8, ptr %13, align 8, !range !174, !noundef !4
br label %_ZN3std2io5error5Error4kind17h2040909452a97b57E.exit

_ZN3std2io5error5Error4kind17h2040909452a97b57E.exit: ; preds = %6, %5, %7, %10
%.0.i = phi i8 [ %14, %10 ], [ %9, %7 ], [ %spec.select, %5 ], [ %spec.select1, %6 ]
_ZN3std2io5error5Error4kind17h2040909452a97b57E.exit: ; preds = %5, %6, %7, %10
%.0.i = phi i8 [ %14, %10 ], [ %9, %7 ], [ %spec.select, %5 ], [ %switch.select, %6 ]
%15 = icmp eq i8 %.0.i, 0
ret i1 %15
}
Expand Down
182 changes: 89 additions & 93 deletions bench/arrow/optimized/compression.cc.ll
View file
Open in desktop

Large diffs are not rendered by default.

50 changes: 25 additions & 25 deletions bench/arrow/optimized/expression.cc.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -69956,12 +69956,12 @@ lpad.body: ; preds = %ehcleanup.i, %lpad5
define linkonce_odr noundef nonnull align 8 dereferenceable(16) ptr @_ZN5arrow7compute10Comparison25StripOrderPreservingCastsERKNS0_10ExpressionE(ptr noundef nonnull align 8 dereferenceable(16) %expr) local_unnamed_addr #0 comdat align 2 {
entry:
%0 = load ptr, ptr %expr, align 8
%cmp.i.not.i.i64 = icmp eq ptr %0, null
br i1 %cmp.i.not.i.i64, label %return, label %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i
%cmp.i.not.i.i62 = icmp eq ptr %0, null
br i1 %cmp.i.not.i.i62, label %return, label %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i

_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i: ; preds = %entry, %tailrecurse.backedge
%1 = phi ptr [ %10, %tailrecurse.backedge ], [ %0, %entry ]
%expr.tr65 = phi ptr [ %3, %tailrecurse.backedge ], [ %expr, %entry ]
%expr.tr63 = phi ptr [ %3, %tailrecurse.backedge ], [ %expr, %entry ]
%_M_index.i.i.i.i = getelementptr inbounds nuw i8, ptr %1, i64 144
%2 = load i8, ptr %_M_index.i.i.i.i, align 8
%cmp.i.i.i = icmp eq i8 %2, 2
Expand Down Expand Up @@ -70002,7 +70002,7 @@ _ZNK5arrow7compute10Expression4typeEv.exit: ; preds = %if.then3.i, %if.the
%retval.0.i23 = load ptr, ptr %retval.0.i23.in, align 8
%id_.i = getelementptr inbounds nuw i8, ptr %retval.0.i23, i64 40
%6 = load i32, ptr %id_.i, align 8
%7 = load ptr, ptr %expr.tr65, align 8, !nonnull !4, !noundef !4
%7 = load ptr, ptr %expr.tr63, align 8, !nonnull !4, !noundef !4
%_M_index.i.i.i.i.i26 = getelementptr inbounds nuw i8, ptr %7, i64 144
%8 = load i8, ptr %_M_index.i.i.i.i.i26, align 8
switch i8 %8, label %_ZN5arrow7compute11CallNotNullERKNS0_10ExpressionE.exit.i32 [
Expand Down Expand Up @@ -70038,7 +70038,7 @@ if.then11: ; preds = %_ZNK5arrow7compute1
%switch = icmp ult i32 %.off, 11
br i1 %switch, label %tailrecurse.backedge, label %return

tailrecurse.backedge: ; preds = %if.then11, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit56, %land.lhs.true30
tailrecurse.backedge: ; preds = %if.then11, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit54, %land.lhs.true30
%10 = load ptr, ptr %3, align 8
%cmp.i.not.i.i = icmp eq ptr %10, null
br i1 %cmp.i.not.i.i, label %return, label %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i
Expand Down Expand Up @@ -70068,38 +70068,38 @@ switch.lookup: ; preds = %land.lhs.true

_ZN5arrowL9bit_widthENS_4Type4typeE.exit: ; preds = %land.lhs.true, %switch.lookup
%retval.0.i44 = phi i32 [ %switch.load, %switch.lookup ], [ 0, %land.lhs.true ]
%switch.tableidx74 = add i32 %6, -1
%15 = icmp ult i32 %switch.tableidx74, 37
br i1 %15, label %switch.lookup73, label %_ZN5arrowL9bit_widthENS_4Type4typeE.exit56

switch.lookup73: ; preds = %_ZN5arrowL9bit_widthENS_4Type4typeE.exit
%16 = zext nneg i32 %switch.tableidx74 to i64
%switch.gep75 = getelementptr inbounds nuw [37 x i32], ptr @switch.table._ZN5arrowL9bit_widthENS_4Type4typeE, i64 0, i64 %16
%switch.load76 = load i32, ptr %switch.gep75, align 4
br label %_ZN5arrowL9bit_widthENS_4Type4typeE.exit56

_ZN5arrowL9bit_widthENS_4Type4typeE.exit56: ; preds = %_ZN5arrowL9bit_widthENS_4Type4typeE.exit, %switch.lookup73
%retval.0.i46 = phi i32 [ %switch.load76, %switch.lookup73 ], [ 0, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit ]
%switch.tableidx72 = add i32 %6, -1
%15 = icmp ult i32 %switch.tableidx72, 37
br i1 %15, label %switch.lookup71, label %_ZN5arrowL9bit_widthENS_4Type4typeE.exit54

switch.lookup71: ; preds = %_ZN5arrowL9bit_widthENS_4Type4typeE.exit
%16 = zext nneg i32 %switch.tableidx72 to i64
%switch.gep73 = getelementptr inbounds nuw [37 x i32], ptr @switch.table._ZN5arrowL9bit_widthENS_4Type4typeE, i64 0, i64 %16
%switch.load74 = load i32, ptr %switch.gep73, align 4
br label %_ZN5arrowL9bit_widthENS_4Type4typeE.exit54

_ZN5arrowL9bit_widthENS_4Type4typeE.exit54: ; preds = %_ZN5arrowL9bit_widthENS_4Type4typeE.exit, %switch.lookup71
%retval.0.i46 = phi i32 [ %switch.load74, %switch.lookup71 ], [ 0, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit ]
%cmp.not = icmp samesign ult i32 %retval.0.i44, %retval.0.i46
br i1 %cmp.not, label %return, label %tailrecurse.backedge

if.end26: ; preds = %if.end17
%17 = add i32 %9, -3
%switch.and.i57 = and i32 %17, -7
%switch.selectcmp.i58 = icmp eq i32 %switch.and.i57, 0
%type_id.off.i59 = add i32 %6, -2
%switch.i60 = icmp ult i32 %type_id.off.i59, 8
%or.cond63 = select i1 %switch.selectcmp.i58, i1 %switch.i60, i1 false
br i1 %or.cond63, label %land.lhs.true30, label %return
%switch.and.i55 = and i32 %17, -7
%switch.selectcmp.i56 = icmp eq i32 %switch.and.i55, 0
%type_id.off.i57 = add i32 %6, -2
%switch.i58 = icmp ult i32 %type_id.off.i57, 8
%or.cond61 = select i1 %switch.selectcmp.i56, i1 %switch.i58, i1 false
br i1 %or.cond61, label %land.lhs.true30, label %return

land.lhs.true30: ; preds = %if.end26
%call31 = tail call fastcc noundef i32 @_ZN5arrowL9bit_widthENS_4Type4typeE(i32 noundef %9)
%call32 = tail call fastcc noundef i32 @_ZN5arrowL9bit_widthENS_4Type4typeE(i32 noundef %6)
%cmp33.not = icmp samesign ult i32 %call31, %call32
br i1 %cmp33.not, label %return, label %tailrecurse.backedge

return: ; preds = %if.end, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit56, %if.then19, %land.lhs.true30, %if.end26, %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i, %tailrecurse.backedge, %if.then11, %entry
%expr.tr.lcssa = phi ptr [ %expr, %entry ], [ %expr.tr65, %if.then11 ], [ %3, %tailrecurse.backedge ], [ %expr.tr65, %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i ], [ %expr.tr65, %if.end26 ], [ %expr.tr65, %land.lhs.true30 ], [ %expr.tr65, %if.then19 ], [ %expr.tr65, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit56 ], [ %expr.tr65, %if.end ]
return: ; preds = %if.end, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit54, %if.then19, %land.lhs.true30, %if.end26, %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i, %tailrecurse.backedge, %if.then11, %entry
%expr.tr.lcssa = phi ptr [ %expr, %entry ], [ %expr.tr63, %if.then11 ], [ %3, %tailrecurse.backedge ], [ %expr.tr63, %_ZSt6get_ifIN5arrow7compute10Expression4CallEJNS0_5DatumENS2_9ParameterES3_EENSt11add_pointerIT_E4typeEPSt7variantIJDpT0_EE.exit.i ], [ %expr.tr63, %if.end26 ], [ %expr.tr63, %land.lhs.true30 ], [ %expr.tr63, %if.then19 ], [ %expr.tr63, %_ZN5arrowL9bit_widthENS_4Type4typeE.exit54 ], [ %expr.tr63, %if.end ]
ret ptr %expr.tr.lcssa
}

Expand Down
Loading