Block diagram style emulation visualizer for Chisel HDL.
This is still very much a work-in-progress. The interface, visualizer descriptor language, and internals are subject to change. You have been warned!
An example visualization of a RISC-V 3-stage pipelined processor, showing the relevant state per cycle:
Another visualization of the same design, showing a summary of each cycle over multiple cycles:
