Hardware implementation of the minimal, single-cycle RISC-V core design from Patterson and Hennessey’s Computer Organization and Design. My main goal with this project is to familiarize myself with the various FPGA implementation details before implementing the 5-stage pipelined RV32I unprivileged CPU.
