Skip to content

Commit 98052fb

Browse files
committed
timer: add note about disruption
1 parent bbec014 commit 98052fb

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

embassy-stm32/src/timer/low_level.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -275,7 +275,8 @@ impl<'d, T: CoreInstance> Timer<'d, T> {
275275
/// Generate timer update event from software.
276276
///
277277
/// Set URS to avoid generating interrupt or DMA request. This update event is only
278-
/// used to load value from pre-load registers.
278+
/// used to load value from pre-load registers. If called when the timer is running,
279+
/// it may disrupt the output waveform.
279280
pub fn generate_update_event(&self) {
280281
self.regs_core().cr1().modify(|r| r.set_urs(vals::Urs::COUNTER_ONLY));
281282
self.regs_core().egr().write(|r| r.set_ug(true));

0 commit comments

Comments
 (0)