Skip to content

Commit 88a3a6c

Browse files
esp-wzhesp-wzh
committed
feat(soc): add esp32h21 modem_clock registers
1 parent 81e8b75 commit 88a3a6c

File tree

6 files changed

+1179
-0
lines changed

6 files changed

+1179
-0
lines changed

‎components/soc/esp32h21/include/modem/modem_lpcon_reg.h‎

Lines changed: 252 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,252 @@
1+
/**
2+
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
#pragma once
7+
8+
#include <stdint.h>
9+
#include "modem/reg_base.h"
10+
#ifdef __cplusplus
11+
extern "C" {
12+
#endif
13+
14+
/** MODEM_LPCON_TEST_CONF_REG register
15+
* No description
16+
*/
17+
#define MODEM_LPCON_TEST_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x0)
18+
/** MODEM_LPCON_CLK_EN : R/W; bitpos: [0]; default: 0;
19+
* No description
20+
*/
21+
#define MODEM_LPCON_CLK_EN (BIT(0))
22+
#define MODEM_LPCON_CLK_EN_M (MODEM_LPCON_CLK_EN_V << MODEM_LPCON_CLK_EN_S)
23+
#define MODEM_LPCON_CLK_EN_V 0x00000001U
24+
#define MODEM_LPCON_CLK_EN_S 0
25+
26+
/** MODEM_LPCON_COEX_LP_CLK_CONF_REG register
27+
* No description
28+
*/
29+
#define MODEM_LPCON_COEX_LP_CLK_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x4)
30+
/** MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW : R/W; bitpos: [0]; default: 0;
31+
* No description
32+
*/
33+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW (BIT(0))
34+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW_M (MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW_V << MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW_S)
35+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW_V 0x00000001U
36+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_SLOW_S 0
37+
/** MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST : R/W; bitpos: [1]; default: 0;
38+
* No description
39+
*/
40+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST (BIT(1))
41+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST_M (MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST_V << MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST_S)
42+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST_V 0x00000001U
43+
#define MODEM_LPCON_CLK_COEX_LP_SEL_OSC_FAST_S 1
44+
/** MODEM_LPCON_CLK_COEX_LP_SEL_XTAL : R/W; bitpos: [2]; default: 0;
45+
* No description
46+
*/
47+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL (BIT(2))
48+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL_M (MODEM_LPCON_CLK_COEX_LP_SEL_XTAL_V << MODEM_LPCON_CLK_COEX_LP_SEL_XTAL_S)
49+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL_V 0x00000001U
50+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL_S 2
51+
/** MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K : R/W; bitpos: [3]; default: 0;
52+
* No description
53+
*/
54+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K (BIT(3))
55+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K_M (MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K_V << MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K_S)
56+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K_V 0x00000001U
57+
#define MODEM_LPCON_CLK_COEX_LP_SEL_XTAL32K_S 3
58+
/** MODEM_LPCON_CLK_COEX_LP_DIV_NUM : R/W; bitpos: [15:4]; default: 0;
59+
* No description
60+
*/
61+
#define MODEM_LPCON_CLK_COEX_LP_DIV_NUM 0x00000FFFU
62+
#define MODEM_LPCON_CLK_COEX_LP_DIV_NUM_M (MODEM_LPCON_CLK_COEX_LP_DIV_NUM_V << MODEM_LPCON_CLK_COEX_LP_DIV_NUM_S)
63+
#define MODEM_LPCON_CLK_COEX_LP_DIV_NUM_V 0x00000FFFU
64+
#define MODEM_LPCON_CLK_COEX_LP_DIV_NUM_S 4
65+
66+
/** MODEM_LPCON_CLK_CONF_REG register
67+
* No description
68+
*/
69+
#define MODEM_LPCON_CLK_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x8)
70+
/** MODEM_LPCON_CLK_COEX_EN : R/W; bitpos: [1]; default: 0;
71+
* No description
72+
*/
73+
#define MODEM_LPCON_CLK_COEX_EN (BIT(1))
74+
#define MODEM_LPCON_CLK_COEX_EN_M (MODEM_LPCON_CLK_COEX_EN_V << MODEM_LPCON_CLK_COEX_EN_S)
75+
#define MODEM_LPCON_CLK_COEX_EN_V 0x00000001U
76+
#define MODEM_LPCON_CLK_COEX_EN_S 1
77+
/** MODEM_LPCON_CLK_I2C_MST_EN : R/W; bitpos: [2]; default: 0;
78+
* No description
79+
*/
80+
#define MODEM_LPCON_CLK_I2C_MST_EN (BIT(2))
81+
#define MODEM_LPCON_CLK_I2C_MST_EN_M (MODEM_LPCON_CLK_I2C_MST_EN_V << MODEM_LPCON_CLK_I2C_MST_EN_S)
82+
#define MODEM_LPCON_CLK_I2C_MST_EN_V 0x00000001U
83+
#define MODEM_LPCON_CLK_I2C_MST_EN_S 2
84+
/** MODEM_LPCON_CLK_FE_MEM_EN : R/W; bitpos: [5]; default: 0;
85+
* No description
86+
*/
87+
#define MODEM_LPCON_CLK_FE_MEM_EN (BIT(5))
88+
#define MODEM_LPCON_CLK_FE_MEM_EN_M (MODEM_LPCON_CLK_FE_MEM_EN_V << MODEM_LPCON_CLK_FE_MEM_EN_S)
89+
#define MODEM_LPCON_CLK_FE_MEM_EN_V 0x00000001U
90+
#define MODEM_LPCON_CLK_FE_MEM_EN_S 5
91+
92+
/** MODEM_LPCON_CLK_CONF_FORCE_ON_REG register
93+
* No description
94+
*/
95+
#define MODEM_LPCON_CLK_CONF_FORCE_ON_REG (DR_REG_MODEM_LPCON_BASE + 0xc)
96+
/** MODEM_LPCON_CLK_COEX_FO : R/W; bitpos: [1]; default: 0;
97+
* No description
98+
*/
99+
#define MODEM_LPCON_CLK_COEX_FO (BIT(1))
100+
#define MODEM_LPCON_CLK_COEX_FO_M (MODEM_LPCON_CLK_COEX_FO_V << MODEM_LPCON_CLK_COEX_FO_S)
101+
#define MODEM_LPCON_CLK_COEX_FO_V 0x00000001U
102+
#define MODEM_LPCON_CLK_COEX_FO_S 1
103+
/** MODEM_LPCON_CLK_I2C_MST_FO : R/W; bitpos: [2]; default: 0;
104+
* No description
105+
*/
106+
#define MODEM_LPCON_CLK_I2C_MST_FO (BIT(2))
107+
#define MODEM_LPCON_CLK_I2C_MST_FO_M (MODEM_LPCON_CLK_I2C_MST_FO_V << MODEM_LPCON_CLK_I2C_MST_FO_S)
108+
#define MODEM_LPCON_CLK_I2C_MST_FO_V 0x00000001U
109+
#define MODEM_LPCON_CLK_I2C_MST_FO_S 2
110+
/** MODEM_LPCON_CLK_FE_MEM_FO : R/W; bitpos: [5]; default: 0;
111+
* No description
112+
*/
113+
#define MODEM_LPCON_CLK_FE_MEM_FO (BIT(5))
114+
#define MODEM_LPCON_CLK_FE_MEM_FO_M (MODEM_LPCON_CLK_FE_MEM_FO_V << MODEM_LPCON_CLK_FE_MEM_FO_S)
115+
#define MODEM_LPCON_CLK_FE_MEM_FO_V 0x00000001U
116+
#define MODEM_LPCON_CLK_FE_MEM_FO_S 5
117+
118+
/** MODEM_LPCON_TICK_CONF_REG register
119+
* No description
120+
*/
121+
#define MODEM_LPCON_TICK_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x10)
122+
/** MODEM_LPCON_PWR_TICK_TARGET : RO; bitpos: [31:6]; default: 0;
123+
* No description
124+
*/
125+
#define MODEM_LPCON_PWR_TICK_TARGET 0x03FFFFFFU
126+
#define MODEM_LPCON_PWR_TICK_TARGET_M (MODEM_LPCON_PWR_TICK_TARGET_V << MODEM_LPCON_PWR_TICK_TARGET_S)
127+
#define MODEM_LPCON_PWR_TICK_TARGET_V 0x03FFFFFFU
128+
#define MODEM_LPCON_PWR_TICK_TARGET_S 6
129+
130+
/** MODEM_LPCON_RST_CONF_REG register
131+
* No description
132+
*/
133+
#define MODEM_LPCON_RST_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x14)
134+
/** MODEM_LPCON_RST_COEX : WO; bitpos: [1]; default: 0;
135+
* No description
136+
*/
137+
#define MODEM_LPCON_RST_COEX (BIT(1))
138+
#define MODEM_LPCON_RST_COEX_M (MODEM_LPCON_RST_COEX_V << MODEM_LPCON_RST_COEX_S)
139+
#define MODEM_LPCON_RST_COEX_V 0x00000001U
140+
#define MODEM_LPCON_RST_COEX_S 1
141+
/** MODEM_LPCON_RST_I2C_MST : WO; bitpos: [2]; default: 0;
142+
* No description
143+
*/
144+
#define MODEM_LPCON_RST_I2C_MST (BIT(2))
145+
#define MODEM_LPCON_RST_I2C_MST_M (MODEM_LPCON_RST_I2C_MST_V << MODEM_LPCON_RST_I2C_MST_S)
146+
#define MODEM_LPCON_RST_I2C_MST_V 0x00000001U
147+
#define MODEM_LPCON_RST_I2C_MST_S 2
148+
149+
/** MODEM_LPCON_MEM_CONF_REG register
150+
* No description
151+
*/
152+
#define MODEM_LPCON_MEM_CONF_REG (DR_REG_MODEM_LPCON_BASE + 0x18)
153+
/** MODEM_LPCON_AGC_MEM_FORCE_PU : R/W; bitpos: [2]; default: 1;
154+
* No description
155+
*/
156+
#define MODEM_LPCON_AGC_MEM_FORCE_PU (BIT(2))
157+
#define MODEM_LPCON_AGC_MEM_FORCE_PU_M (MODEM_LPCON_AGC_MEM_FORCE_PU_V << MODEM_LPCON_AGC_MEM_FORCE_PU_S)
158+
#define MODEM_LPCON_AGC_MEM_FORCE_PU_V 0x00000001U
159+
#define MODEM_LPCON_AGC_MEM_FORCE_PU_S 2
160+
/** MODEM_LPCON_AGC_MEM_FORCE_PD : R/W; bitpos: [3]; default: 0;
161+
* No description
162+
*/
163+
#define MODEM_LPCON_AGC_MEM_FORCE_PD (BIT(3))
164+
#define MODEM_LPCON_AGC_MEM_FORCE_PD_M (MODEM_LPCON_AGC_MEM_FORCE_PD_V << MODEM_LPCON_AGC_MEM_FORCE_PD_S)
165+
#define MODEM_LPCON_AGC_MEM_FORCE_PD_V 0x00000001U
166+
#define MODEM_LPCON_AGC_MEM_FORCE_PD_S 3
167+
/** MODEM_LPCON_PBUS_MEM_FORCE_PU : R/W; bitpos: [4]; default: 1;
168+
* No description
169+
*/
170+
#define MODEM_LPCON_PBUS_MEM_FORCE_PU (BIT(4))
171+
#define MODEM_LPCON_PBUS_MEM_FORCE_PU_M (MODEM_LPCON_PBUS_MEM_FORCE_PU_V << MODEM_LPCON_PBUS_MEM_FORCE_PU_S)
172+
#define MODEM_LPCON_PBUS_MEM_FORCE_PU_V 0x00000001U
173+
#define MODEM_LPCON_PBUS_MEM_FORCE_PU_S 4
174+
/** MODEM_LPCON_PBUS_MEM_FORCE_PD : R/W; bitpos: [5]; default: 0;
175+
* No description
176+
*/
177+
#define MODEM_LPCON_PBUS_MEM_FORCE_PD (BIT(5))
178+
#define MODEM_LPCON_PBUS_MEM_FORCE_PD_M (MODEM_LPCON_PBUS_MEM_FORCE_PD_V << MODEM_LPCON_PBUS_MEM_FORCE_PD_S)
179+
#define MODEM_LPCON_PBUS_MEM_FORCE_PD_V 0x00000001U
180+
#define MODEM_LPCON_PBUS_MEM_FORCE_PD_S 5
181+
/** MODEM_LPCON_I2C_MST_MEM_FORCE_PU : R/W; bitpos: [8]; default: 0;
182+
* No description
183+
*/
184+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PU (BIT(8))
185+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PU_M (MODEM_LPCON_I2C_MST_MEM_FORCE_PU_V << MODEM_LPCON_I2C_MST_MEM_FORCE_PU_S)
186+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PU_V 0x00000001U
187+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PU_S 8
188+
/** MODEM_LPCON_I2C_MST_MEM_FORCE_PD : R/W; bitpos: [9]; default: 0;
189+
* No description
190+
*/
191+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PD (BIT(9))
192+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PD_M (MODEM_LPCON_I2C_MST_MEM_FORCE_PD_V << MODEM_LPCON_I2C_MST_MEM_FORCE_PD_S)
193+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PD_V 0x00000001U
194+
#define MODEM_LPCON_I2C_MST_MEM_FORCE_PD_S 9
195+
/** MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU : R/W; bitpos: [10]; default: 0;
196+
* No description
197+
*/
198+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU (BIT(10))
199+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU_M (MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU_V << MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU_S)
200+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU_V 0x00000001U
201+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PU_S 10
202+
/** MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD : R/W; bitpos: [11]; default: 0;
203+
* No description
204+
*/
205+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD (BIT(11))
206+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD_M (MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD_V << MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD_S)
207+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD_V 0x00000001U
208+
#define MODEM_LPCON_CHAN_FREQ_MEM_FORCE_PD_S 11
209+
/** MODEM_LPCON_MODEM_PWR_MEM_WP : R/W; bitpos: [14:12]; default: 0;
210+
* No description
211+
*/
212+
#define MODEM_LPCON_MODEM_PWR_MEM_WP 0x00000007U
213+
#define MODEM_LPCON_MODEM_PWR_MEM_WP_M (MODEM_LPCON_MODEM_PWR_MEM_WP_V << MODEM_LPCON_MODEM_PWR_MEM_WP_S)
214+
#define MODEM_LPCON_MODEM_PWR_MEM_WP_V 0x00000007U
215+
#define MODEM_LPCON_MODEM_PWR_MEM_WP_S 12
216+
/** MODEM_LPCON_MODEM_PWR_MEM_WA : R/W; bitpos: [17:15]; default: 5;
217+
* No description
218+
*/
219+
#define MODEM_LPCON_MODEM_PWR_MEM_WA 0x00000007U
220+
#define MODEM_LPCON_MODEM_PWR_MEM_WA_M (MODEM_LPCON_MODEM_PWR_MEM_WA_V << MODEM_LPCON_MODEM_PWR_MEM_WA_S)
221+
#define MODEM_LPCON_MODEM_PWR_MEM_WA_V 0x00000007U
222+
#define MODEM_LPCON_MODEM_PWR_MEM_WA_S 15
223+
/** MODEM_LPCON_MODEM_PWR_MEM_RA : R/W; bitpos: [19:18]; default: 0;
224+
* No description
225+
*/
226+
#define MODEM_LPCON_MODEM_PWR_MEM_RA 0x00000003U
227+
#define MODEM_LPCON_MODEM_PWR_MEM_RA_M (MODEM_LPCON_MODEM_PWR_MEM_RA_V << MODEM_LPCON_MODEM_PWR_MEM_RA_S)
228+
#define MODEM_LPCON_MODEM_PWR_MEM_RA_V 0x00000003U
229+
#define MODEM_LPCON_MODEM_PWR_MEM_RA_S 18
230+
/** MODEM_LPCON_MODEM_PWR_MEM_RM : R/W; bitpos: [23:20]; default: 2;
231+
* No description
232+
*/
233+
#define MODEM_LPCON_MODEM_PWR_MEM_RM 0x0000000FU
234+
#define MODEM_LPCON_MODEM_PWR_MEM_RM_M (MODEM_LPCON_MODEM_PWR_MEM_RM_V << MODEM_LPCON_MODEM_PWR_MEM_RM_S)
235+
#define MODEM_LPCON_MODEM_PWR_MEM_RM_V 0x0000000FU
236+
#define MODEM_LPCON_MODEM_PWR_MEM_RM_S 20
237+
238+
/** MODEM_LPCON_DATE_REG register
239+
* No description
240+
*/
241+
#define MODEM_LPCON_DATE_REG (DR_REG_MODEM_LPCON_BASE + 0x1c)
242+
/** MODEM_LPCON_DATE : R/W; bitpos: [27:0]; default: 35689088;
243+
* No description
244+
*/
245+
#define MODEM_LPCON_DATE 0x0FFFFFFFU
246+
#define MODEM_LPCON_DATE_M (MODEM_LPCON_DATE_V << MODEM_LPCON_DATE_S)
247+
#define MODEM_LPCON_DATE_V 0x0FFFFFFFU
248+
#define MODEM_LPCON_DATE_S 0
249+
250+
#ifdef __cplusplus
251+
}
252+
#endif

0 commit comments

Comments
 (0)