yet another electrical engineer here, maybe a tiny bit more innovative than usual. Please check my improvements to this world pinned to this profile... 👇
i didn't know it was impossible so i made it
- Budapest
-
08:36
(UTC +01:00) - fbv81bp
- in/fbv81bp
Pinned Loading
-
VHDL_UDP_IPv4_MAC
VHDL_UDP_IPv4_MAC PublicAn ethernet endpoint faster on Artix-7 than the chip's hard IP transceivers.
VHDL
-
Parallel_prefix_adders
Parallel_prefix_adders PublicHigh performance adder structures to speed up ARX ciphers.
VHDL
-
Fast_Fourier
Fast_Fourier PublicAn easy to understand implementation of the recursive FFT concept coded in Matlab.
MATLAB 1
-
SHA-256_full_pipeline_in_VHDL
SHA-256_full_pipeline_in_VHDL PublicFully pipelined SHA2-256 VHDL description optimized for high throughput and low power.
VHDL 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
