Skip to content

Conversation

zulinx86
Copy link
Contributor

@zulinx86 zulinx86 commented Oct 8, 2025

Changes / Reason

See commit messages.

License Acceptance

By submitting this pull request, I confirm that my contribution is made under
the terms of the Apache 2.0 license. For more information on following Developer
Certificate of Origin and signing off your commits, please check
CONTRIBUTING.md.

PR Checklist

  • I have read and understand CONTRIBUTING.md.
  • I have run tools/devtool checkbuild --all to verify that the PR passes
    build checks on all supported architectures.
  • I have run tools/devtool checkstyle to verify that the PR passes the
    automated style checks.
  • I have described what is done in these changes, why they are needed, and
    how they are solving the problem in a clear and encompassing way.
  • [ ] I have updated any relevant documentation (both in code and in the docs)
    in the PR.
  • [ ] I have mentioned all user-facing changes in CHANGELOG.md.
  • [ ] If a specific issue led to this PR, this PR closes the issue.
  • [ ] When making API changes, I have followed the
    Runbook for Firecracker API changes.
  • I have tested all new and changed functionalities in unit tests and/or
    integration tests.
  • [ ] I have linked an issue to every new TODO.

  • This functionality cannot be added in rust-vmm.

@zulinx86 zulinx86 force-pushed the update_fingerprint branch from 12aa10c to d809488 Compare October 8, 2025 07:36
Copy link

codecov bot commented Oct 8, 2025

Codecov Report

✅ All modified and coverable lines are covered by tests.
✅ Project coverage is 82.78%. Comparing base (99365ff) to head (df253f1).
⚠️ Report is 2 commits behind head on main.

Additional details and impacted files
@@            Coverage Diff             @@
##             main    #5472      +/-   ##
==========================================
- Coverage   82.79%   82.78%   -0.01%     
==========================================
  Files         263      263              
  Lines       27223    27223              
==========================================
- Hits        22538    22537       -1     
- Misses       4685     4686       +1     
Flag Coverage Δ
5.10-m5n.metal 82.97% <ø> (-0.01%) ⬇️
5.10-m6a.metal 82.22% <ø> (ø)
5.10-m6g.metal 79.57% <ø> (ø)
5.10-m6i.metal 82.96% <ø> (-0.01%) ⬇️
5.10-m7a.metal-48xl 82.21% <ø> (ø)
5.10-m7g.metal 79.57% <ø> (ø)
5.10-m7i.metal-24xl 82.94% <ø> (-0.01%) ⬇️
5.10-m7i.metal-48xl 82.94% <ø> (-0.02%) ⬇️
5.10-m8g.metal-24xl 79.57% <ø> (-0.01%) ⬇️
5.10-m8g.metal-48xl 79.57% <ø> (-0.01%) ⬇️
6.1-m5n.metal 83.00% <ø> (-0.01%) ⬇️
6.1-m6a.metal 82.25% <ø> (-0.01%) ⬇️
6.1-m6g.metal 79.57% <ø> (-0.01%) ⬇️
6.1-m6i.metal 82.99% <ø> (-0.01%) ⬇️
6.1-m7a.metal-48xl 82.24% <ø> (ø)
6.1-m7g.metal 79.56% <ø> (-0.01%) ⬇️
6.1-m7i.metal-24xl 83.01% <ø> (-0.01%) ⬇️
6.1-m7i.metal-48xl 83.01% <ø> (-0.02%) ⬇️
6.1-m8g.metal-24xl 79.56% <ø> (-0.01%) ⬇️
6.1-m8g.metal-48xl 79.57% <ø> (-0.01%) ⬇️

Flags with carried forward coverage won't be shown. Click here to find out more.

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

🚀 New features to boost your workflow:
  • ❄️ Test Analytics: Detect flaky tests, report on failures, and find test suite problems.

@zulinx86 zulinx86 added the Status: Awaiting review Indicates that a pull request is ready to be reviewed label Oct 8, 2025
The kernel patch [1] passed through CPUID.0x80000021:EAX[5] (VERW_CLEAR)
to tell guests that the microcode is applied and the memory form of the
VERW instruction can be used to clear the microarchitectural data
structures necessary to mitigate TSA-L1 and TSA-SQ. Thanks to it, we can
drop the exception for vulnerabilities sysfs check inside guest. In
addition to the VERW_CLEAR bit passthrough, the kernel also started
always setting CPUID.0x80000021:EAX[9] (NO_SMM_CTL_MSR) since SMM_CTL
MSR is not available for KVM guests.

[1]: amazonlinux/linux@8d1e0db
Signed-off-by: Takahiro Itazuri <[email protected]>
KVM added support for CPUID leaf 0x80000021 [1] and synthesized
TSA_{SQ,L1}_NO bits on ECX [2]. However, the second patch has a bug
where TSA_{SQ,L1}_NO bits are 1st and 2nd bits [3] but exposed as 11th
and 12th bits. This bug happened because it used to be software-defined
word (not hardware-defined). Recently, the kernel added another bit
(X86_FWEATURE_IBPB_EXIT_TO_USER) for VMScape that is not a hardware-
defined bit but a software-defined bit.

We update the fingerprints for now to make the fingerprint test pass,
but will fix the bug. So we'll need to update again once the fix
arrives.

[1]: amazonlinux/linux@6457a8c
[2]: amazonlinux/linux@6fea1a4
[3]: https://www.amd.com/content/dam/amd/en/documents/resources/bulletin/technical-guidance-for-mitigating-transient-scheduler-attacks.pdf
[4]: amazonlinux/linux@ac60717

Signed-off-by: Takahiro Itazuri <[email protected]>
@zulinx86 zulinx86 force-pushed the update_fingerprint branch from d809488 to df253f1 Compare October 8, 2025 08:30
@Manciukic Manciukic merged commit eb05db9 into firecracker-microvm:main Oct 8, 2025
7 checks passed
@zulinx86 zulinx86 deleted the update_fingerprint branch October 8, 2025 15:11
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Status: Awaiting review Indicates that a pull request is ready to be reviewed
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants