Skip to content

Remove maybe_uninit_uninit_array nightly feature #35

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Remove maybe_uninit_uninit_array nightly feature #35

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion ni-fpga/src/datatype.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,3 +1,5 @@
use std::mem::MaybeUninit;

use bitvec::prelude::*;

use crate::errors::Error;
Expand Down Expand Up @@ -25,7 +27,8 @@ impl<T: Datatype, const N: usize> Datatype for [T; N] {
}

fn unpack(fpga_bits: &FpgaBits) -> Result<Self, Error> {
let mut data: [std::mem::MaybeUninit<T>; N] = std::mem::MaybeUninit::uninit_array();
let mut data: [std::mem::MaybeUninit<T>; N] =
unsafe { MaybeUninit::<[MaybeUninit<T>; N]>::uninit().assume_init() };
data.iter_mut()
.zip(fpga_bits.chunks(T::SIZE_IN_BITS))
.try_for_each::<_, Result<(), Error>>(|(dest, bits)| {
Expand Down
1 change: 0 additions & 1 deletion ni-fpga/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,4 @@
#![feature(generic_const_exprs)]
#![feature(maybe_uninit_uninit_array)]

extern crate ni_fpga_sys as ffi;

Expand Down