Skip to content

Commit 95a6c7a

Browse files
authored
Update index.md
1 parent 23ac112 commit 95a6c7a

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

topics/Verilog/index.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
aliases: hdl, hardware-description-language
33
display_name: Verilog
44
short_description: Verilog is a hardware description language used to model electronic systems.
5-
topic: Verilog
5+
topic: verilog
66
wikipedia_url: https://en.wikipedia.org/wiki/Verilog
77
---
88
Verilog is a hardware description language (HDL) that provides a way to model, simulate, and synthesize digital circuits. It allows designers to describe the structure and behavior of electronic systems in a textual format, facilitating the design and verification of complex hardware.

0 commit comments

Comments
 (0)