Skip to content

Actions: intel/intel-graphics-compiler

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
183 workflow run results
183 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Remove old selectWalkOrder() Build IGC #6074: Commit 71b0cb3 pushed by VPG-SWE-Github
32m 36s master
master
32m 36s
Adding an experimental feature for load coalescing Build IGC #6073: Commit 57c4e55 pushed by VPG-SWE-Github
32m 7s master
master
32m 7s
Use BSS mode to access the memory from SIP Build IGC #6072: Commit 0b1a710 pushed by VPG-SWE-Github
32m 1s master
master
32m 1s
Replacing abort with runtime error Build IGC #6071: Commit ac77eaf pushed by VPG-SWE-Github
32m 16s master
master
32m 16s
[LLVM16] Address build issues in ModRef.h wrapper Build IGC #6070: Commit 679a12a pushed by VPG-SWE-Github
32m 7s master
master
32m 7s
Fixing potential UB when performing bit shift Build IGC #6069: Commit db3d0e3 pushed by VPG-SWE-Github
34m 39s master
master
34m 39s
fix list of platforms supporting large constant buffers Build IGC #6068: Commit 3fc7818 pushed by VPG-SWE-Github
32m 14s master
master
32m 14s
Stale Pull Requests Stale Pull Requests #23: Scheduled
1d 14h 30m 27s master
master
1d 14h 30m 27s
CMABI pointer to vector argument fix Build IGC #6067: Commit 432b36a pushed by VPG-SWE-Github
32m 16s master
master
32m 16s
Add a compiler option for cost model Build IGC #6066: Commit a6e0bb1 pushed by VPG-SWE-Github
32m 3s master
master
32m 3s
Fold chains of boolean shufflevector instructions Build IGC #6065: Commit 107f249 pushed by VPG-SWE-Github
31m 42s master
master
31m 42s
Fix typo in uchar32 type definition in BiFModule Build IGC #6064: Commit 8f5a5df pushed by VPG-SWE-Github
30m 31s master
master
30m 31s
[LLVM16] Introduce LLVM API/IR wrapper for memory attributes Build IGC #6063: Commit 1d2335c pushed by VPG-SWE-Github
32m 0s master
master
32m 0s
Fix bindless buffer payload arguments in VC Build IGC #6062: Commit b1ae909 pushed by VPG-SWE-Github
32m 0s master
master
32m 0s
Use dynamic address register instead of a0.2 as extend message descr… Build IGC #6061: Commit 94e557a pushed by VPG-SWE-Github
31m 27s master
master
31m 27s
Stale Pull Requests Stale Pull Requests #22: Scheduled
1d 14h 30m 37s master
master
1d 14h 30m 37s
BCR for 5 source DPAS Build IGC #6060: Commit 81902ab pushed by VPG-SWE-Github
32m 4s master
master
32m 4s
Add WAR dependence for A0 register Build IGC #6059: Commit c647701 pushed by VPG-SWE-Github
33m 35s master
master
33m 35s
Legalization pass tests update Build IGC #6058: Commit e644b18 pushed by VPG-SWE-Github
32m 54s master
master
32m 54s
Debug info implementation to support subroutines Build IGC #6057: Commit c939687 pushed by VPG-SWE-Github
33m 57s master
master
33m 57s
Fix LegalizationPass regression Build IGC #6056: Commit 7803857 pushed by VPG-SWE-Github
32m 29s master
master
32m 29s
Init address register to avoid unaligned cross grf access Build IGC #6055: Commit ddab4d1 pushed by VPG-SWE-Github
36m 55s master
master
36m 55s
Add option to specify file for SelectiveFunctionControl Build IGC #6054: Commit 829f4f2 pushed by VPG-SWE-Github
32m 31s master
master
32m 31s
Stale Pull Requests Stale Pull Requests #21: Scheduled
1d 14h 24m 39s master
master
1d 14h 24m 39s
Implement helper SeparateSpillAndScratch() Build IGC #6053: Commit 8e274ad pushed by VPG-SWE-Github
32m 9s master
master
32m 9s