Skip to content

Conversation

@jchlanda
Copy link
Contributor

@jchlanda jchlanda commented Oct 7, 2024

There was a typo resulting in the compiler using *_SM[0-9][9-9]__ format when the SM was not supported:
#define __SYCL_TARGET_NVIDIA_GPU_SM50__ 0
vs:
#define __SYCL_TARGET_NVIDIA_GPU_SM_50__ 1
for the supported SM version.

Prefer the underscore (*_SM_[0-9][9-9]__), as this is what CUDA uses, for example when specifying gpu-name switch for ptxas.

There was a typo resulting in the compiler using `*_SM[0-9][9-9]__`
format when the SM was not supported:
`#define __SYCL_TARGET_NVIDIA_GPU_SM50__ 0`
vs:
`#define __SYCL_TARGET_NVIDIA_GPU_SM_50__ 1`
for the supported SM version.

Prefer the underscore (`*_SM_[0-9][9-9]__`), as this is what CUDA uses,
for example when specifying `gpu-name` switch for `ptxas`.
@jchlanda jchlanda requested a review from a team as a code owner October 7, 2024 07:14
@jchlanda
Copy link
Contributor Author

jchlanda commented Oct 7, 2024

Fixes: #15545

@jchlanda
Copy link
Contributor Author

jchlanda commented Oct 9, 2024

@intel/llvm-gatekeepers this should be ready to roll.

Thank you!

@sommerlukas sommerlukas merged commit 5581c34 into intel:sycl Oct 9, 2024
14 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants