-
Notifications
You must be signed in to change notification settings - Fork 791
LLVM and SPIRV-LLVM-Translator pulldown (WW50 2024) #16372
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Merged
Merged
Changes from 1 commit
Commits
Show all changes
2298 commits
Select commit
Hold shift + click to select a range
8a2311c
[Offload] Introduce offload-tblgen and initial new API implementation…
callumfare 9cc2502
[clang] hexagon: fix link order for libc/builtins (#117057)
androm3da d88ed93
[NFC][RISCV] Refactor allocation of the stack space (#116625)
rzinsly e97fb22
AMDGPU: Add support for load transpose instructions for gfx950 (#117378)
arsenm 6f8e7c1
AMDGPU: Add MC support for gfx950 V_BITOP3_B32/B16 (#117379)
arsenm 8ea7800
[RISCV] Add test case for RVV CSRs with cm.push.
topperc 7ad1084
AMDGPU: MC support for v_cvt_scale_[f16|f32]_fp8 of gfx950. (#117380)
arsenm 91af15b
AMDGPU: MC support for v_cvt_scale_[f16|f32]_bf8 of gfx950. (#117381)
arsenm 8997bf8
AMDGPU: MC support for v_cvt_scalef32_pk_{fp8|bf8}_f32 of gfx950. (#1…
arsenm 70fef78
AMDGPU: MC support for v_cvt_scalef32_pk_f32_[fp|bf]8 of gfx950. (#11…
arsenm 362d8fb
AMDGPU: MC support for v_cvt_scalef32_pk_{fp|bf}8_{f|bf}16 of gfx950.…
arsenm 0077048
[C23] Fixed the value of BOOL_WIDTH (#117364)
AaronBallman 0a140c4
[AMDGPU] Adds pre-commit test for fmul-select combine (#111107)
vg0204 29828b2
[RISCV] Fix double counting scalar CSRs with Zcmp when emitting cfi_o…
topperc d7c20a6
[libc][NFC] Move RPC opcodes to the 'shared/' directory as well
jhuber6 1a86d44
AMDGPU: MC support for v_cvt_scale_fp4<->f32 of gfx950. (#117417)
arsenm 3cb2852
Reapply "[runtimes] Allow building against an installed LLVM tree"
arichardson d047bee
Revert "[Offload] Introduce offload-tblgen and initial new API implem…
jhuber6 a5dd646
Add extendhfxf2 into compiler rt (#113897)
biabbas ed6749a
[RISCV] Promote frexp with Zfh.
topperc b0bc467
[X86] Fix bad instregex in VPMOVSX/ZX znver4 512-bit patterns.
RKSimon bb88fd1
[DirectX] Calculate resource binding offsets using the lower bound (#…
bogner fdf1f69
[CGData][GMF] Skip No Params (#116548)
kyulee-com b0ca543
[memprof] Remove dead code in MemProfReader (NFC) (#117607)
kazutakahirata fe3c23b
Revert "[CGData][GMF] Skip No Params (#116548)"
kyulee-com c94d715
[RISCV] Add coverage for immediate sinking in switch vs branch cases
preames d733fa1
[RISCV] Consolidate VLS codepaths in stack frame manipulation [nfc] (…
preames 5001f16
AMDGPU: MC support for v_cvt_scalef32_pk_{f|bf}16_fp4 of gfx950. (#11…
arsenm 8e510b8
[RISCV] Fix a warning
kazutakahirata deab4e9
[flang][cuda][NFC] Add missing default values (#117610)
clementval 96547de
[DirectX] Infrastructure to collect shader flags for each function (#…
bharadwajy 466ff3e
[VPlan] Mark VPIRInstruction::getInstruction) as const (NFCI).
fhahn 30af6fb
[VPlan] Group together helpers for retrieving various VPBlocks (NFCI).
fhahn 9de73b2
[DWARF] Fix DWARTTypePrinter unable to print qualified name for DW_TA…
ZequanWu fe69a20
Reland [CGData][GMF] Skip No Params (#116548)
kyulee-com 1df34f1
[MCA][X86] Add avx512 test coverage for VPMOV truncation instructions
RKSimon 0988bf8
[LLVM-Reduce] - Null pointer handling during distinct metadata reduct…
rbintel 935da49
AMDGPU: Pass HwMode to AMDGPUGenRegisterInfo (#117449)
arsenm ece4e12
[mlir][Affine] Split off delinearize parts that depend on last compon…
krzysz00 76f0ff8
[SLP]Add an extra check to avoid infinite vectorization attempts
alexey-bataev ab4e066
[X86][MC] Add R_X86_64_CODE_6_GOTTPOFF (#117277)
fzou1 4c91662
[libc] Resolve multi-line comment error (#117636)
Caslyn 1973270
[libc] suppress string warning in case intrinsics are defined as macr…
SchrodingerZhu 32432a6
[libc] suppress math library warnings on windows (#117638)
SchrodingerZhu 1ea7ced
[mlir][py] Enable disabling loading all registered (#117643)
jpienaar 97fe5fa
[Driver] Pass `--cuda-path` to test (#117415)
bzEq cac9783
[HLSL] Add `Increment`/`DecrementCounter` methods to structured buffe…
hekota c2bb056
[SelectionDAG][RISCV][AArch64] Allow f16 STRICT_FLDEXP to be promoted…
topperc 2ab84a6
[X86][FP16][BF16] Improve vectorization of fcmp (#116153)
phoebewang c1a3960
[X86] Add APX imulzu support. (#116806)
daniel-zabawa 2ed8c5d
[flang][OpenMP] Fix handling of nested loop wrappers in LowerWorkshar…
ivanradanov ebcaa57
[GISel] #undef macros when they are no longer needed. NFC (#117652)
topperc bf07a56
[LangRef] Remove extra commas of llvm.vp.ctlz (#117542)
LiqinWeng dd7aabf
[TTI][RISCV] Deduplicate type-based VP costing of vpcmp/vpcast (#117520)
LiqinWeng 6633916
[RISCV] Remove getPostRAMutations (#117527)
wangpc-pp 6657d4b
[TTI][RISCV] Unconditionally break critical edges to sink ADDI (#108889)
preames 5dd48c4
AMDGPU: MC support for v_cvt_scalef32_pk32_f32_[fp|bf]6 of gfx950 (#1…
arsenm 658db91
AMDGPU: MC support for v_cvt_scalef32_pk32_{bf|f}16_{bf|fp}6 of gfx95…
arsenm 22503a9
AMDGPU: Support v_cvt_scalef32_pk32_{bf|f}6_{bf|fp}16 for gfx950 (#11…
arsenm c767570
AMDGPU: MC support for v_cvt_scalef32_pk_{bf|f}16_{bf|fp}8 of gfx950.…
arsenm d727b6f
AMDGPU: MC support for v_cvt_scalef32_pk_fp4_{f|bf}16 on gfx950. (#11…
arsenm c3377af
[RISCV][CostModel] add cost for cttz/ctlz under the non-zvbb (#117515)
LiqinWeng a87d484
AMDGPU: Support v_cvt_scalef32_2xpk16_{bf|fp}6_f32 for gfx950. (#117595)
arsenm 5d650a6
AMDGPU: Add support for v_ashr_pk_i8/u8_i32 instructions for gfx950 (…
arsenm aa7eb57
AMDGPU: Add support for v_dot2_f32_bf16 instruction for gfx950 (#117597)
arsenm 716364e
AMDGPU: Add support for v_dot2c_f32_bf16 instruction for gfx950 (#117…
arsenm 7fc71f7
AMDGPU: Support buffer_atomic_pk_add_bf16 for gfx950 (#117599)
arsenm a5174de
AMDGPU: Add encodings for minimum3/maximum3 f32 for gfx950 (#117600)
arsenm ae719f0
AMDGPU: Add minimum3/maximum3 pkf16 for gfx950 encodings (#117601)
arsenm eb5cda4
[flang][cuda] cuf.allocate: Carry over stream to the runtime call (#1…
clementval ca184cf
[clangd] Support outgoing calls in call hierarchy (#77556)
HighCommander4 d77cab8
Revert "[clangd] Support outgoing calls in call hierarchy (#77556)" (…
HighCommander4 6e57186
[clang-format][NFC] Clean up RemoveBraces, RemoveSemi, etc.
owenca bc28260
[SelectionDAG] Require last operand of (STRICT_)FP_ROUND to be a Targ…
topperc 90f5c8b
[LV][NFC] Auto-generate the test cases related to FindLastIV idioms. …
Mel-Chen 5e3f615
[lldb/NativePDB] Don't create parentless blocks (#117581)
labath 56eb559
[clang][FMV] Fix crash with cpu_specific attribute. (#115762)
labrinea 1b2c8f1
[mlir][linalg] Extract `GeneralizePadOpPattern` into a standalone tra…
banach-space bb8bf85
[flang] add internal_assoc flag to mark variable captured in internal…
jeanPerier a96ec01
[AMDGPU] Optimize out s_barrier_signal/_wait (#116993)
piotrAMD 9acd8e3
[clangd] Drop requirement for named template parameters (#117565)
ckandeler 93caee1
[RISCV][SLEEF]: Support SLEEF vector library for RISC-V target. (#114…
mga-sc 2906232
[RISCV] Implement tail call optimization in machine outliner (#115297)
mga-sc 3e1b55c
[SDAG] Don't allow implicit trunc in getConstant() (#117558)
nikic 231e63d
[StructurizeCFG] Refactor insertConditions. NFC. (#115476)
jayfoad 79f59af
[mlir][linalg][nfc] Update "pack-dynamic-inner-tile.mlir" (#117533)
banach-space 36b1811
[win/asan] Add a test skeleton for function GetInstructionSize. (#116…
bernhardu 3414993
[AMDGPU][SplitModule] Fix potential divide by zero (#117602)
frasercrmck cf602b9
[flang] handle fir.call in AliasAnalysis::getModRef (#117164)
jeanPerier ad7bb65
[flang] Implement non-standard LNBLNK intrinsic (#117589)
tblah c0192a0
[flang] implement function form of SYSTEM intrinsic (#117585)
tblah b9e3a76
[flang][mlir][llvm][OpenMP] Add lowering and translation support for …
NimishMishra d471c85
[mlir][int-range] Update int range inference for `arith.xori` (#117272)
Hardcode84 45fdb77
[MCA][X86] Cleanup znver4 instregex patterns for (V)PMOV extension/tr…
RKSimon 4a7b56e
[MLIR][Arith] Add denormal attribute to binary/unary operations (#112…
chelini 4866447
[Clang] Fix name lookup for dependent bases (#114978)
vbe-sc ec4c47d
Add code completion for C++20 keywords. (#107982)
16bit-ykiko 90df664
[MCA][X86] Fix throughput of (V)PMOV extension/truncation 512-bit ins…
RKSimon 827ebf8
[clang] constexpr built-in elementwise popcount function. (#117473)
c8ef f94bd3c
Revert "[RISCV] Implement tail call optimization in machine outliner"…
joker-eph 6f5e5b6
[mlir][unittest][nfc] Simplify `getInversePermutation` (#117698)
banach-space 5322415
[PowerPC] Use getSignedConstant() in SelectOptimalAddrMode()
nikic eb5d69c
[Clang] use begin member expr location for call expr with deducing th…
a-tarasyuk 65c3617
[clang][analysis][NFC]add static for internal linkage function (#117481)
HerrCai0907 46fcdbb
[InstCombine] Add alias.scope & noalias metadata to test.
fhahn f4379db
[LoongArch] Support LA V1.1 feature that div.w[u] and mod.w[u] instru…
tangaac 537343d
Revert "[BOLT] DataAggregator support for binaries with multiple text…
zmodem ead3a2f
[SLP][REVEC] getScalarizationOverhead should not be used when ScalarT…
HanKuanChen 59b3630
[MLIR][SPIR-V] Drop commas from split barrier operations ASM format (…
victor-eds 619e4b7
[MLIR][Arith] SelectOp fix invalid folding (#117555)
7FM f4d7586
[mlir] Use `llvm::filter_to_vector`. NFC. (#117655)
kuhar 4028bb1
Local: Handle noalias_addrspace in combineMetadata (#103938)
arsenm ab6677e
[LICM] Only set AA metadata on hoisted load if it executes. (#117204)
fhahn 9efdebc
[Clang] Only ignore special methods for unused private fields in Buil…
Maetveis 624e52b
[DebugInfo] Handle trailing empty blocks when seeking prologue_end sp…
jmorse db6f627
[clang][SME] Ignore flatten/clang::always_inline statements for calle…
MacDue b214ca8
[mlir][vector] Rename vector type TD definitions (nfc) (#117150)
banach-space 7577284
[OpenACC][NFC] Update varlist-ast test to check serialization
erichkeane 80df56e
Reapply "[RISCV] Implement tail call optimization in machine outliner…
mga-sc f7dc1d0
Revert "[Clang] Fix name lookup for dependent bases (#114978)" (#117727)
asi-sc 86f7f08
Fix return value of 'PluginManager::RegisterPlugin()'. (#114120)
88cff86
[InstCombine] Add tests for #113301 (NFC)
nikic ced2fc7
[mlir][bufferization] Fix OneShotBufferize when `defaultMemorySpaceFn…
christopherbate 2a0162c
[AArch64][SVE] Change the immediate argument in svextq (#115340)
SpencerAbson bf440f7
[Clang][NFC] Remove trailing whitespace from Attr{,Docs}.td
philnik777 b1a34b8
[NFC][Test] Fix PowerPC test gcov_ctr_ref_init.ll (#117577)
syzaara c55a080
[RISCV] Add shuffle coverage for compress, decompress, and repeat idioms
preames 5a3299a
AMDGPU: Remove some -verify-machineinstrs from tests (#117736)
arsenm 4ab298b
[LLDB][ThreadELFCore] Set all the properties of ELFLinuxSigInfo to a …
Jlalond 5fd4f32
[HLSL] Implement SV_GroupID semantic (#115911)
78c7024
[OpenACC] Implement 'present' for combined constructs.
erichkeane 5683fc5
[gn] port a5dd6463608b
nico 752ef93
[NFC][clang] Fix header comment in llvm/test/MC/AArch64/local-bounds-…
thurstond 5bdcaf1
[github] Document the process for requesting the CI/CD role (#115321)
ldionne 44ef12b
[libc++] Refactor tests for hijacked address operator in vector (#117…
ldionne e57b327
AMDGPU: Legalize fminimum and fmaximum f32 for gfx950 (#117634)
arsenm f5e92eb
AMDGPU: Handle f32 minimum3/maximum3 pattern for gfx950 (#117737)
arsenm 7221bc7
AMDGPU: Make v2f16 minimum/maximum legal for gfx950 (#117738)
arsenm 815069c
AMDGPU: Builtins & Codegen support for: v_cvt_scalef32_[f16|f32]_[bf8…
arsenm 803bd81
AMDGPU: Builtins & Codegen support for v_cvt_scalef32_pk_{fp8|bf8}_f3…
arsenm c9562b1
[gn] port 3cb28522ba4c
nico c714185
[libc] suppress more clang-cl warnings (#117718)
SchrodingerZhu 0719b6d
[HLSL][NFC] Refactor resource buffers AST tests (#117659)
hekota 46a0857
[Local] Only intersect alias.scope,noalias & parallel_loop if inst mo…
fhahn cefc1b0
[llvm] Remove `br i1 undef` from some regression tests [NFC] (#117292)
leewei05 5ce981e
[libc++] Refactor vector move constructor with allocator (#116449)
winner245 9118d3a
gn build: Fix port of 3cb28522ba4c
pcc 105b780
[gn build] Port f9dca5bdbb0f
llvmgnsyncbot 8458bbe
[libc++] Fix capacity increase issue with `shrink_to_fit` for `__spli…
winner245 003b48e
[BOLT][test] enable GNU extensions, use C++ compiler, remove unnecess…
tambry 2d90af5
[flang][OpenMP] Add unparsing of BIND clause argument (#117776)
kparzysz 1b68b33
[NFC][clang] Add ubsan-trap-merge.c test to show absence of nomerge (…
thurstond dde7f4d
[NFC][clang] Add ubsan-trap-merge.ll test to show absence of nomerge …
thurstond 81349b8
[sanitizer] Use /tmp/ not /tmp/dir/ in tests (#117759)
jdenny-ornl c8bdb31
Revert "[NFC][clang] Add ubsan-trap-merge.c test to show absence of n…
thurstond 8ffe63f
[nfc][asan] Fix typo in comment
vitalybuka 5add295
[memprof] Use IndexedMemProfRecord in MemProfReader (NFC) (#117613)
kazutakahirata 36a46d8
[libc] Implement process_mrelease. (#117503)
moar55 9fde1a4
[HLSL] Forward arguments in BuiltinTypeMethodBuilder::callBuiltin. NF…
bogner 09e7477
[memprof] Add a default constructor to Frame (#117790)
kazutakahirata 7ae61a3
[libc++] Add __detected_or_t and use it to implement some of the allo…
philnik777 39601a6
Bail out jump threading on indirect branches only (#117778)
hiraditya 47dbf35
Reapply "[NFC][clang] Add ubsan-trap-merge.c test to show absence of …
thurstond e1af76c
[gn build] Port 7ae61a36f946
llvmgnsyncbot 3372303
Revert "[libc] Implement process_mrelease." (#117807)
lntue 3a8b28f
[rtsan] Add ioctl interceptor (#117569)
cjappl 3359806
[mlir][LLVM][MemRef] Lower assume_alignment with operand bundles (#11…
krzysz00 e846148
[LLVM][NVPTX] Add support for div.full instruction (#116482)
schwarzschild-radius 06d24da
Fix extendhfxf2 test (#117665)
biabbas a94cec5
Revert "[libc++] Remove workaround which allows setting _LIBCPP_OVERR…
nico 43b6b78
[RISCV][GISel] Use libcalls for f32/f64 G_FCMP without F/D extensions…
topperc 06514c5
[MLIR][Linalg] Fix linalg crash during elementwise op fusion (#117667)
IanWood1 5147e59
[GSYM] Callsites: Add data format support and loading from YAML (#109…
alx32 62584f3
AMDGPU: Builtins & Codegen support for v_cvt_scalef32_pk_f32_{fp8|bf8…
arsenm 4527894
Builtins & Codegen support for v_cvt_scalef32_pk_{fp|bf}8_{f|bf}16 fo…
arsenm 2b9e947
AMDGPU: Builtins & Codegen support for v_cvt_scale_fp4<->f32 for gfx9…
arsenm eeb7688
AMDGPU: Builtins & CodeGen support for v_cvt_scalef32_pk_{f|bf}16_fp4…
arsenm 0f4fcca
AMDGPU: Builtin & CodeGen support for v_cvt_scalef32_pk32_f32_[fp|bf]…
arsenm 991dcbc
AMDGPU: Builtin & codegen support for v_cvt_scalef32_pk32_{bf|f}16_{b…
arsenm 065dc93
AMDGPU: Builtins & CodeGen support for v_cvt_scalef32_pk_{bf|f}16_{bf…
arsenm c8ee1ee
AMDGPU: Builtin & CodeGen support for v_cvt_scalef32_pk_fp4_{f|bf}16 …
arsenm 175e0dd
[MachineLateInstrsCleanup] Minor fixing (NFC). (#117816)
JonPsson1 d3c103b
AMDGPU: MC support for V_CVT_SCALE_SR_FP4 instructions (#117795)
arsenm e335563
[NFC][flang] Fix execute_command_line test for odd environments (#117…
DavidTruby 34a8bb0
AMDGPU: MC support for v_cvt_sr_{f16|bf16}_f32 instructions (#117796)
arsenm f87cabe
AMDGPU: MC support for v_cvt_scalef32_sr_{bf8|fp8}_{f16|bf16|f32} (#1…
arsenm 2ff2e87
[mlir][bufferization] Remove remaining dialect conversion-based infra…
matthias-springer 7671578
AMDGPU: Builtin & CodeGen support for v_cvt_scalef32_sr_pk_fp4 instru…
arsenm f2129ca
[lldb][NFC] Whitespace fix for mis-indented block
jasonmolenda 4d2bc0a
[BOLT] Extract comparator for sorting functions by index into helper …
Enna1 3433e41
[flang][cuda] Detect constant on the rhs of data transfer (#117806)
clementval 0f0c0c3
[ConstraintElim] Extend `checkOrAndOpImpliedByOther` to handle and/or…
dtcxzyw ea58410
[WebAssembly] Implement %llvm.thread.pointer intrinsic (#117817)
sbc100 dd48447
[SelectionDAG] Add generic implementation for @llvm.expect.with.proba…
antangelo 73d1abb
[X86][LLD] Handle R_X86_64_CODE_4_GOTTPOFF relocation type (#116634)
fzou1 fad5ed6
[X86][LLD] Handle R_X86_64_CODE_4_GOTPC32_TLSDESC relocation type (#1…
fzou1 b582596
[flang][cuda] Materialize box when needed (#117810)
clementval f9a39df
[ORC] Fix typo in comment: instruction is ldr literal, not adr. NFC.
lhames cc11310
[gn build] Port 5147e5941d40
llvmgnsyncbot 5084482
[clang-tidy] Enhance modernize-use-starts-ends-with to handle substr …
hjanuschka 38a3cce
[RISCV][GISel] Copy fneg test cases from SelectionDAG into float/doub…
topperc 90a776f
[clang][RISCV] __riscv_v_intrinsic macro doesn't need zve32x (#117356)
4vtomat 74449ab
[Serialization] Downgrade inconsistent flags from erros to warnings (…
ChuanqiXu9 4a7dbed
[RISCV] Support `svukte` extension (#115657)
4vtomat 99de065
Revert "[Serialization] Downgrade inconsistent flags from erros to wa…
ChuanqiXu9 512defe
[NFC][GISel][AArch64] Pre-commit baseline tests for translation of @l…
antangelo 301c8e6
AMDGPU: Add support for v_cvt_scalef32_sr instructions (#117820)
arsenm 265e209
AMDGPU: Builtin & CodeGen support for v_cvt_scalef32_sr_{bf8|fp8}_{f1…
arsenm 142b33c
AMDGPU: Allocate different registers for vdst & src in v_cvt_scalef32…
arsenm 62dc8f3
AMDGPU: Add builtins & codegen support for bitop3_b{16|32} of gfx950.…
arsenm 5615657
AMDGPU: Builtin & CodeGen support for v_cvt_sr_{bf16|f16}_f32 instruc…
arsenm a2c3e0c
AMDGPU/clang: Add global_load_lds size check support for gfx950 (#117…
arsenm d9c4e9f
AMDGPU: Verify f8f6f4 formats in assembler (#117826)
arsenm 61a2364
[SjLjEHPrepare] Configure call sites correctly (#117656)
s-barannikov bc1e0c5
[profile] Make the binary-id-offset.c test more robust (#117647)
cuviper 0d15d46
[ubsan] Change ubsan-unique-traps to use nomerge instead of counter (…
thurstond 40d0058
[NVPTX] Add TMA bulk tensor reduction intrinsics (#116854)
durga4github 24eb2ae
[NVPTX] Fix a warning
kazutakahirata 6934870
AMDGPU: Remove FeatureCvtFP8VOP1Bug from gfx950 (#117827)
arsenm b4a16a7
AMDGPU: Match and Select BITOP3 on gfx950 (#117843)
arsenm 53c0a25
[LoongArch] Use div.w/mod.w to eliminate unnecessary sign-extend for …
tangaac a8d96e1
Merge from 'sycl' to 'sycl-web'
3ea0190
Merge with Conflict Markers
jsji 88205b5
Merge commit '53c0a25db7a0469f6d47e130d5a0e8f7a88b9585' into llvmspir…
jsji 712833b
SPIRVReader: Add AlignmentId support (#2869)
svenvh 4fbe742
Fix reverse translation of `OpPtrDiff` with untyped pointers (#2858)
vmaksimo c08b3e4
Translate OpIAddCarry and OpISubBorrow back to llvm intrinsics (#2877)
vmaksimo 65c532d
SPIRVReader: Add MaxByteOffsetId support (#2884)
svenvh b91ccb8
Initialize uninitialized class members. (#2899)
maarquitos14 20362b5
Fix __spirv_ocl_printf translation assert error (#2891)
wenju-he 412025f
SPIRVReader: Support LocalSizeId (#2898)
svenvh 6387666
Improve matrices translation with SPV_KHR_untyped_pointers (#2857)
vmaksimo 3de3ce1
Add support for llvm.lround.* (#2904)
bwlodarcz b40ea1c
SPIRVReader: Support LocalSizeHintId (#2907)
svenvh 52e2924
Fix EnumClass support (#2876)
bwlodarcz 0b1bca1
Add translation for Intrinsic::atan2 (#2917)
maarquitos14 c1c00f7
SPIRVReader: Add SubgroupsPerWorkgroup(Id) (#2916)
svenvh 70a7817
[SYCL][Test] Update test after 4d6e69143dc (#25932)
jsji 8e9f1e3
[Clang] Allow intel_reqd_sub_group_size attr for CUDA SPIRV (#25953)
jsji 39bf43b
Fix fp-accuracy for atan2 after 5c2a133b134
jsji 73f8fbf
[SPIRV] Disable RUN lines for joint matrix failures
jsji f27011d
Fix conflict resolution in SYCL.h
jsji d1a2e01
Add cmake option to enable --spirv-tools-dis feature (#2925)
maarquitos14 1349b09
Merge branch 'sycl' into llvmspirv_pulldown
jsji 877f312
[SYCL] Add initializes attr to vector_math_ops.cpp after 4d6e69143dc4
jsji a6dc6be
[Clang][SemaCUDA] Sync test with community for amdgpu-attrs.cu
jsji 68c6e93
Fix conflict resolution in ReOptimizeLayerTest.cpp
jsji eb615f5
AMDHIP: Add -Wno-error=deprecated-pragma for __AMDGCN_WAVEFRONT_SIZE
jsji e57baca
Merge remote-tracking branch 'origin/sycl' into llvmspirv_pulldown
jsji a77fba6
Remove unsupported options from joint matrix tests
jsji File filter
Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
There are no files selected for viewing
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Uh oh!
There was an error while loading. Please reload this page.