Skip to content

Conversation

igchor
Copy link
Contributor

@igchor igchor commented Jul 15, 2025

Note that L0 V2 is now the default L0 adapter on platforms with GPUs based on the Xe2 architecture or later.

@igchor igchor requested a review from a team as a code owner July 15, 2025 20:37
@igchor
Copy link
Contributor Author

igchor commented Jul 17, 2025

@intel/dpcpp-doc-reviewers could you please take a look?

@bader bader requested a review from pbalcer July 26, 2025 17:53
@igchor
Copy link
Contributor Author

igchor commented Aug 5, 2025

@intel/dpcpp-doc-reviewers could you please take a look?

@igchor
Copy link
Contributor Author

igchor commented Aug 7, 2025

@bader could you please take a look?

Copy link
Contributor

@bader bader left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, but I'd like @AlexeySachkov or @steffenlarsen to review as well.

@igchor
Copy link
Contributor Author

igchor commented Aug 20, 2025

@AlexeySachkov @steffenlarsen could you please take a look?

@igchor igchor merged commit 799718a into intel:sycl Aug 25, 2025
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants