Add support for SystemVerilog files#471

kaklakariada merged 4 commits intoitsallcode:mainitsallcode/openfasttrace:mainfrom

Baya-Systems:mainBaya-Systems/openfasttrace:mainCopy head branch name to clipboard